Not enough information about Supported BIST configurations for S32K396

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Not enough information about Supported BIST configurations for S32K396

1,257 Views
Berk123
Contributor II

Hello, so I was wondering on what the differences between BIST_SAFETYBOOT_CFG and BIST_DIAGNOSTIC_CFG is, also if you can provide me with "every single BIST available on the platform" according to the BIST SPD user manual. Thank you!

0 Kudos
8 Replies

1,241 Views
frantisekdobes
NXP Employee
NXP Employee

Hello,

the Bist Manager software supports the following selftest configurations on S32K396:

BIST_DIAGNOSTIC_CFG - contains all the M/LBISTs available on the device, i.e. MBIST0 up to 11 and LBIST0
BIST_SAFETYBOOT_CFG – contains MBIST1 up to 11 and LBIST0 (i.e. the same as diagnostic config except that it does not contain MBIST0)

The MBIST and LBIST are documented in HW reference manual, section “49.1.3 STCU2 LBIST/MBIST mapping”.

Best Regards,
Frantisek

1,236 Views
Berk123
Contributor II

Which memory index is connected to the MBIST0? Is it the ones with 0 or are there different ones that are connected to MBIST0?

0 Kudos

1,206 Views
frantisekdobes
NXP Employee
NXP Employee

Hello,

the MBIST0 corresponds to "BIST Index"=0 and "BIST Name"=HSE_ROMS. I have checked the HW reference manual and the MBIST0 is not described there so I will provide more details after confirmation from HW team.

Best Regards,

Frantisek

1,191 Views
Berk123
Contributor II
Hi,
Any updates from the HW team?
Regards!
0 Kudos

1,204 Views
Berk123
Contributor II

Hi,
I really appreciate your time and effort, that would be very helpful
Regards

0 Kudos

1,185 Views
frantisekdobes
NXP Employee
NXP Employee

Hi,

the HW team confirmed that MBIST0 is the HSE_ROMS MBIST. There are memory reliability and retention tests for this ROM and these are part only of BIST_DIAGNOSTIC_CFG. Normally customers run BIST_SAFETYBOOT_CFG which does not contain this MBIST0.

Best Regards,

Frantisek

0 Kudos

1,182 Views
Berk123
Contributor II
Hi,
I understand what you guys mean but when using the diagnostic in my code the ECU goes into a power down state instead of a sleeping state, which im trying to figure out why but if it is only memory reliability and retention tests why would it act differently?
Berk
0 Kudos

1,152 Views
frantisekdobes
NXP Employee
NXP Employee

Hello @Berk123 ,

to summarize results of investigations we did together: we have seen the same issue in our tests (i.e. selftest failed with STCU WDTOSW bit set which is watchdog timeout). This was caused by not enabled EMAC clock by MC_CGM.MUX_9_DC_0 which is mandatory to run the selftest on EMAC TSN memory (MBIST11) as per this note from HW reference manual:

======================================================
While running MBIST on EMAC timestamp memory, MC_CGM.MUX_9_DC_0[DIV] should be appropriately configured to ensure EMAC_CLK_TS should be at least 1.5 times the AIPS_SLOW_CLK frequency.
======================================================

After enabling the EMAC clock the selftest (both safetyboot and diagnostic) is done correctly without any errors.

Best Regards,
Frantisek