Can the NXP Safety team provide recommendations on putting 2 x S32K14x/S32K11x MCUs in parallel to reach ASIL D compliance? What are the best practices?
this is not an easy answer, it depends on a lot of application constrains need to be considered. Can you ask customer their safety requirement associated to the ASIL_D. Any block diagram or functional diagram ?
