Thanks for reply.
what is the mean of Core System Bus? which part of MCU is in this section?
can use both Core Code and Core System bus simultaneously? (what is application in this mode?)
It offers certain advantage for performance optimization.
SRAM_L offers single-cycle access for core code bus whilst SRAM_U offers single-cycle access for core system bus. Other accesses are backdoor and these take two clocks.