pin state in low power mode

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

pin state in low power mode

1,944 次查看
hajianik
Senior Contributor I

Hi Daniel,

Thanks for the response , YOU MENTIONED THAT THE PIN STAE IS RETAINED IN VLPS MODE also

Just to make sure I got this if an output pin is high before entering VLPS , it'll remain high while in VLPS mode.

Is that correct?

one more question,

Is  THE LPIT TIMER clocked by LPO, functional in VLPR  mode ? I know it is in VLPS and we use it for periodic wake up, but how the about VLPR mode?

There is this Excel sheet called S32K1xx_ Power_Mode_Configuration (Please see the attachment)that mentions enabled case1/2 .what does that mean?

Thanks,

Koorosh

标记 (1)
0 项奖励
回复
1 回复

1,851 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Koorosh,

1.

Yes, it will remain high in VLPS.

2.

Yes, LPIT clocked by LPO is fully-functional in VLPR.

pastedImage_1.png

   pastedImage_2.png

3.

In the S32K1xx DS rev.12, Table 13, there are some specifications of the S32K1xx  power consumption at certain conditions which are specified excel sheet.

pastedImage_3.png

Regards,

Daniel