What is the role of DOZE mode of many modules

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

What is the role of DOZE mode of many modules

跳至解决方案
1,586 次查看
584914019
Contributor III
  • What is the use scenario of this kind of DOZE, can you give an example to illustrate,So I can know how to use this model
0 项奖励
回复
1 解答
1,534 次查看
dianabatrlova
NXP TechSupport
NXP TechSupport

Hello,

The RM 12.1 describes this in the section "39.4.5 Peripheral Doze".

Several peripherals support Peripheral Doze mode. In this mode, a register field can be used to disable the peripheral for the duration of a low-power mode.

So, for example, LPSPI operation can continue operating in stop mode if the Doze Enable bit (CR[DOZEN]) is clear and the LPSPI is using an external or internal clock source that remains operating during stop mode.

Otherwise when the DOZEN bit is set the LPSPI is disabled for the duration of a stop mode.

This question has been already discussed in these community threads:

How is the Doze mode working in S32K series 

Low power and Doze Mode question in S32K 

I hope it helps.

Best regards,

Diana

在原帖中查看解决方案

0 项奖励
回复
1 回复
1,535 次查看
dianabatrlova
NXP TechSupport
NXP TechSupport

Hello,

The RM 12.1 describes this in the section "39.4.5 Peripheral Doze".

Several peripherals support Peripheral Doze mode. In this mode, a register field can be used to disable the peripheral for the duration of a low-power mode.

So, for example, LPSPI operation can continue operating in stop mode if the Doze Enable bit (CR[DOZEN]) is clear and the LPSPI is using an external or internal clock source that remains operating during stop mode.

Otherwise when the DOZEN bit is set the LPSPI is disabled for the duration of a stop mode.

This question has been already discussed in these community threads:

How is the Doze mode working in S32K series 

Low power and Doze Mode question in S32K 

I hope it helps.

Best regards,

Diana

0 项奖励
回复