SPI communication with FXIO

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

SPI communication with FXIO

跳至解决方案
911 次查看
WeiCh
Contributor III

I encountered two problems in configuring FXIO for SPI communication with S32K312:


1. The baud rate configured by EB is 100KHz, but according to the measurement results, it is actually 200K. What's going on?


2. The configuration of the three parameters Cs2Cs, Clk2Cs and Cs2Clk in EB seems to be invalid for FXIO. What's going on?


The following are screenshots of the configuration and test results.

_0-1731420359526.png_1-1731420385078.png

 

0 项奖励
回复
1 解答
884 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hello @WeiCh,

 

1.

Is the system clock set precisely to one of the clock options listed in the RM?

For example:  152. Option B - Reduced Speed mode (CORE_CLK @ 120 MHz)

 

2.

This is a HW feature of the LPSPI module.

 

Regards,

Daniel

在原帖中查看解决方案

0 项奖励
回复
2 回复数
885 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hello @WeiCh,

 

1.

Is the system clock set precisely to one of the clock options listed in the RM?

For example:  152. Option B - Reduced Speed mode (CORE_CLK @ 120 MHz)

 

2.

This is a HW feature of the LPSPI module.

 

Regards,

Daniel

0 项奖励
回复
880 次查看
WeiCh
Contributor III

Yes,clock config is Option-B.I have found the answer in the latest version of the update record. It should be that there is a problem with the clock source selected when calculating the baud rate.Thinks!

 

0 项奖励
回复