S32K36 Disabling Core Feasibility

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

S32K36 Disabling Core Feasibility

390 次查看
Nagasahitya
Contributor I

As per the internal block diagram of S32K36 , this controller is having One lockstep core pair and One Cortex-M7 core & one more Coolflux DSP. we are looking for feasibility of below  options.

1) possibility of Disabling of Coolflux DSP core 

2)  possibility of Disabling of second Cortex-M7  core

3) Converting the second Cortex-M7  core in to a lockstep core for the first Cortex-M7  core. so that first Cortex-M7  core will have two lockstep cores.

 

In our application we would like to use only One lockstep core pair. So we would like to disable the other cores (second cortex core & Coolflux DSP)  for aerospace certification. 

 

 

Nagasahitya_0-1742201317881.png

 

0 项奖励
回复
1 回复

365 次查看
lukaszadrapa
NXP TechSupport
NXP TechSupport

Hi @Nagasahitya 

1. Coolflux DSP core is disabled out of reset. If needed, it can be enabled by Mode Entry module.

2. You can select which core(s) will be enabled out of reset in Boot Configuration Word. Or it is possible to enable or disable specific core by Mode Entry module later in the software.

3. There's no such option, the device does not support this configuration.

Regards,
Lukas

0 项奖励
回复