S32K314 : I2C SDA line is busy always

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32K314 : I2C SDA line is busy always

275件の閲覧回数
Krish1510
NXP Employee
NXP Employee

Hi team,

One if our customer is observing issue with I2C SDA line. After initializing the I2C interface, the SDA line remains continuously busy, preventing communication with connected devices. 

Customer has observed that when it is forcefully pulled the SDA line to ground (GND), the communication was successfully established.

Later two different scenarios is observed related to I2C configuration:

  1. When configuring  BUSIDLE = 30 in the MCFGR2 register, the previously non-functional samples exhibit the expected behavior.
  2. Conversely, some samples that function correctly with the default configuration, where BUSIDLE = 0 in the MCFGR2 register.

What could be the reason behind this differing behavior across samples?

Any insights or recommendations on how to resolve this issue?

Some additional information:

1) RTD version: RTD3.0.0

2) Observing in RTOS.

3) I2C pins configuration

Krish1510_0-1751275912067.png

4) As of now only one slave is connected in I2C bus.
     I2C Address: Read 0xEF, Write 0xEE

Thanks & regards,
Krishnakumar V

 

 

 

0 件の賞賛
返信
1 返信

246件の閲覧回数
danielmartynek
NXP TechSupport
NXP TechSupport

Hi @Krish1510,

If either SCL or SDA is low, the I2C bus is no longer considered idle.

Based on that, it seems the SDA line is not being pulled up by the external pull-up resistor on that pin.

Have you measured the bus using an oscilloscope to confirm this?

 

Could you please elaborate on the BUSIDLE scenarios?

Keep in mind that BUSIDLE only configures the bus idle timeout period.
For the bus to be considered idle, both SCL and SDA must remain HIGH for longer than the number of cycles defined in the BUSIDLE setting.

 

If you're observing unexpected behavior with the S32K3xx series, it's always a good idea to check the system clock configuration.
It must be set to one of the valid options—such as Table 157, Option A: High Performance Mode (CORE_CLK @ 160 MHz).

 

Regards,

Daniel

0 件の賞賛
返信