S32K311_S32K310 ADC mux-mode channels was abnormal

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

S32K311_S32K310 ADC mux-mode channels was abnormal

ソリューションへジャンプ
1,134件の閲覧回数
wuxianlong
Contributor V
Hi, ALL

Because the ADC multiplexing mode channel design of the S32K311 and S32K312 is different from other S32K3 series designs, neither the software configuration nor the software driver can implement this function(ADC mux-mode). It is not implemented in RTD4.0.0 and RTD5.0.0.
Refer to manual S32K3RM v9 above for the functional description of DCMRWF4.
wuxianlong_0-1734407550451.png

 

Using RTD5.0.0 to configure the PTC16 pin, the multiplexing configuration of the ADC cannot be generated, and it is NOT_AVAILABLE
 
There is also no implementation of relevant macro definitions in the underlying driver.
wuxianlong_1-1734407620175.png

 

The ADC input takes effect PTB0 by default. If you want to select PTC16, you need to set DCMRWF4 [11] to 1.
 
Since the underlying drivers were not implemented, I could only modify the code.
IP_DCM_GPR->DCMRWF4 |= (1 << 11); // PTC16
 
Is there a repair plan for this problem? Are there any other modifications?
 
Best Regards,
xianlong
0 件の賞賛
返信
1 解決策
1,100件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi xianlong,

Sorry for the inconvenience we bring you!
Thank you for the report.
A few months ago, design team confirmed that the ADC MUX information about S32K310 and S32K311 in S32K3RM v9 is not complete, and gave us S32K311_ADC_Mux_Control.xlsx. The reference manual will be updated in the next version.
I tried to modify the ADC pins in S32DS Pins Tool this morning, but as you mentioned, the macro definitions Siul2_Port_Ip_AdcInterleaves are not defined, so after Siul2_Port_Ip_Init is called, Siul2_Port_Ip_WriteDCMConfiguration will not modify the DCMRWF4 register of S32K310 and S32K311.
I'm afraid that writing to registers is the only option at the moment. I'm asking the AE team when RTD will fix this.

Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "ACCEPT AS SOLUTION" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
1,101件の閲覧回数
Robin_Shen
NXP TechSupport
NXP TechSupport

Hi xianlong,

Sorry for the inconvenience we bring you!
Thank you for the report.
A few months ago, design team confirmed that the ADC MUX information about S32K310 and S32K311 in S32K3RM v9 is not complete, and gave us S32K311_ADC_Mux_Control.xlsx. The reference manual will be updated in the next version.
I tried to modify the ADC pins in S32DS Pins Tool this morning, but as you mentioned, the macro definitions Siul2_Port_Ip_AdcInterleaves are not defined, so after Siul2_Port_Ip_Init is called, Siul2_Port_Ip_WriteDCMConfiguration will not modify the DCMRWF4 register of S32K310 and S32K311.
I'm afraid that writing to registers is the only option at the moment. I'm asking the AE team when RTD will fix this.

Best Regards,
Robin
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "ACCEPT AS SOLUTION" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 件の賞賛
返信