S32K146 errata and chip revision question

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32K146 errata and chip revision question

Jump to solution
1,015 Views
DarrenD
Contributor III

I am using an S32K146EVB-Q144 development board (the chip says FS32K146UAVLQ 0N73V QDW2052Z) to develop our code that will ultimately run on FS32K146HAT0MLQR and FS32K146HAT0MLHR chips. These chips have 0N73V written on them (2nd line of 3).

I am fairly new to ARM chips and realise that the S32K Reference Manual only describes the NXP add-ons to the Cortex-M4 arm core and that I need to refer to the Cortex-M4 documentation. There are also errata documents for the S32K146.

I get confused with the different r0p0, r0p1, r1p0, etc. arm revisions. What is the revision built into the S32K146? Is the 0N73V written on the S32K146 the latest revision?

What are the correct reference manuals and errata for my chips above? I am currently working with the following

  1. ARM_M4_TRM_100166_0001_04_en.pdf ("Arm Cortex-M4 Processor Revision: r0p1 Technical Reference Manual" dated 15-May-2020)
  2. S32K-RM.pdf ("S32K1xx Reference Manual rev 14.1" dated Jan-2024)
  3. S32K146_0N73V.pdf ("S32K146_0N73V Mask Set Errata" dated 27-Jul-2023)

Thanks

Darren

0 Kudos
Reply
1 Solution
988 Views
VaneB
NXP TechSupport
NXP TechSupport

Hi @DarrenD 

In section 3.2 (Ordering Information) of the S32K1xx Data Sheet, Rev. 14, you will find the Mask Revision Identifier, which helps identify the specific version of the silicon. If you refer to the S32K1xx_Orderable_Part_Number_List.xlsx attached to the datasheet, you will see that all devices have only version 0 of silicon. This is why there is only one Mask Set Errata document for each S32K1 derivative, except for the S32K144.

Additionally, if you refer to the S32K146 – Mask Set Errata for Mask 0N73V document, you will see that the errata applies to both r0p0 and r0p1. Therefore, you do not need to differentiate between these two revisions, as the information applies to both.

Please use the following documents:

 

BR, VaneB

View solution in original post

0 Kudos
Reply
2 Replies
989 Views
VaneB
NXP TechSupport
NXP TechSupport

Hi @DarrenD 

In section 3.2 (Ordering Information) of the S32K1xx Data Sheet, Rev. 14, you will find the Mask Revision Identifier, which helps identify the specific version of the silicon. If you refer to the S32K1xx_Orderable_Part_Number_List.xlsx attached to the datasheet, you will see that all devices have only version 0 of silicon. This is why there is only one Mask Set Errata document for each S32K1 derivative, except for the S32K144.

Additionally, if you refer to the S32K146 – Mask Set Errata for Mask 0N73V document, you will see that the errata applies to both r0p0 and r0p1. Therefore, you do not need to differentiate between these two revisions, as the information applies to both.

Please use the following documents:

 

BR, VaneB

0 Kudos
Reply
955 Views
DarrenD
Contributor III

Thanks for the detailed explanation. It addresses all my questions.

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2088423%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ES32K146%20errata%20and%20chip%20revision%20question%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2088423%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EI%20am%20using%20an%20S32K146EVB-Q144%20development%20board%20(the%20chip%20says%20FS32K146UAVLQ%200N73V%20QDW2052Z)%20to%20develop%20our%20code%20that%20will%20ultimately%20run%20on%20FS32K146HAT0ML%3CSTRONG%3EQ%3C%2FSTRONG%3ER%20and%26nbsp%3BFS32K146HAT0ML%3CSTRONG%3EH%3C%2FSTRONG%3ER%20chips.%20These%20chips%20have%26nbsp%3B0N73V%20written%20on%20them%20(2nd%20line%20of%203).%3C%2FP%3E%3CP%3EI%20am%20fairly%20new%20to%20ARM%20chips%20and%20realise%20that%20the%20S32K%20Reference%20Manual%20only%20describes%20the%20NXP%20add-ons%20to%20the%20Cortex-M4%20arm%20core%20and%20that%20I%20need%20to%20refer%20to%20the%20Cortex-M4%20documentation.%20There%20are%20also%20errata%20documents%20for%20the%20S32K146.%3C%2FP%3E%3CP%3EI%20get%20confused%20with%20the%20different%20r0p0%2C%20r0p1%2C%20r1p0%2C%20etc.%20arm%20revisions.%20What%20is%20the%20revision%20built%20into%20the%20S32K146%3F%20Is%20the%200N73V%20written%20on%20the%20S32K146%20the%20latest%20revision%3F%3C%2FP%3E%3CP%3EWhat%20are%20the%20correct%20reference%20manuals%20and%20errata%20for%20my%20chips%20above%3F%20I%20am%20currently%20working%20with%20the%20following%3C%2FP%3E%3COL%3E%3CLI%3EARM_M4_TRM_100166_0001_04_en.pdf%20(%22Arm%20Cortex-M4%20Processor%20Revision%3A%20r0p1%20Technical%20Reference%20Manual%22%20dated%2015-May-2020)%3C%2FLI%3E%3CLI%3ES32K-RM.pdf%20(%22S32K1xx%20Reference%20Manual%20rev%2014.1%22%20dated%20Jan-2024)%3C%2FLI%3E%3CLI%3ES32K146_0N73V.pdf%20(%22S32K146_0N73V%20Mask%20Set%20Errata%22%20dated%2027-Jul-2023)%3C%2FLI%3E%3C%2FOL%3E%3CP%3EThanks%3C%2FP%3E%3CP%3EDarren%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2090068%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20S32K146%20errata%20and%20chip%20revision%20question%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2090068%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThanks%20for%20the%20detailed%20explanation.%20It%20addresses%20all%20my%20questions.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2088713%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20S32K146%20errata%20and%20chip%20revision%20question%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2088713%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F201492%22%20target%3D%22_blank%22%3E%40DarrenD%3C%2FA%3E%26nbsp%3B%3C%2FP%3E%0A%3CP%3EIn%20section%203.2%20(Ordering%20Information)%20of%20the%20S32K1xx%20Data%20Sheet%2C%20Rev.%2014%2C%20you%20will%20find%20the%20Mask%20Revision%20Identifier%2C%20which%20helps%20identify%20the%20specific%20version%20of%20the%20silicon.%20If%20you%20refer%20to%20the%20S32K1xx_Orderable_Part_Number_List.xlsx%20attached%20to%20the%20datasheet%2C%20you%20will%20see%20that%20all%20devices%20have%20only%20version%200%20of%20silicon.%20This%20is%20why%20there%20is%20only%20one%20Mask%20Set%20Errata%20document%20for%20each%20S32K1%20derivative%2C%20except%20for%20the%20S32K144.%3C%2FP%3E%0A%3CP%3EAdditionally%2C%20if%20you%20refer%20to%20the%20S32K146%20%E2%80%93%20Mask%20Set%20Errata%20for%20Mask%200N73V%20document%2C%20you%20will%20see%20that%20the%20errata%20applies%20to%20both%20r0p0%20and%20r0p1.%20Therefore%2C%20you%20do%20not%20need%20to%20differentiate%20between%20these%20two%20revisions%2C%20as%20the%20information%20applies%20to%20both.%3C%2FP%3E%0A%3CP%3EPlease%20use%20the%20following%20documents%3A%3C%2FP%3E%0A%3CUL%3E%0A%3CLI%3EThe%20reference%20manual%20for%20your%20devices%20is%20the%20%3CA%20href%3D%22https%3A%2F%2Fwww.nxp.com%2Fwebapp%2FDownload%3FcolCode%3DS32K1XXRM%22%20target%3D%22_blank%22%20rel%3D%22noopener%20nofollow%20noreferrer%22%3ES32K1xx%20Reference%20Manual%2C%20Rev.%2014.1%3C%2FA%3E.%20When%20working%20with%20it%2C%20please%20take%20into%20consideration%20the%20feature%20differences%2C%20but%20the%20peripheral%20functionality%20is%20consistent%20across%20all%20S32K1%20family%20devices.%3C%2FLI%3E%0A%3CLI%3E%3CA%20href%3D%22https%3A%2F%2Fwww.nxp.com%2Fdocs%2Fen%2Fdata-sheet%2FS32K1xx.pdf%22%20target%3D%22_blank%22%20rel%3D%22noopener%20nofollow%20noreferrer%22%3ES32K1xx%20Data%20Sheet%2C%20Rev.%2014%3C%2FA%3E%3C%2FLI%3E%0A%3CLI%3E%3CA%20href%3D%22https%3A%2F%2Fwww.nxp.com%2Fwebapp%2FDownload%3FcolCode%3DS32K146_0N73V%22%20target%3D%22_blank%22%20rel%3D%22noopener%20nofollow%20noreferrer%22%3ES32K146%20%E2%80%93%20Mask%20Set%20Errata%20for%20Mask%200N73V%3C%2FA%3E%3C%2FLI%3E%0A%3C%2FUL%3E%0A%3CBR%20%2F%3E%0A%3CP%3EBR%2C%20VaneB%3C%2FP%3E%3C%2FLINGO-BODY%3E