S32K ADC + DMA + PDB trigger

cancel
Showing results for 
Search instead for 
Did you mean: 

S32K ADC + DMA + PDB trigger

Jump to solution
1,078 Views
felix_niessen
Contributor II

Hi,

i same problem here, in chapter 44.3.1 (ref. manual 8, 06/2018) i would like to know the PDB trigger sources. it says
"Refer to chip configuration details for the actual PDB input trigger"

but i cant find it. in the attached excel files are only the trigmux trigger which dont fit into 4 bit.

thanks!

1 Solution
556 Views
victorjimenez
NXP TechSupport
NXP TechSupport

Hello Felix,

In section 44.1.1.2 of the reference manual says: "On this device, the PDB trigger source selection is implemented through the TRGMUX module. For each PDB unit, there is only one trigger input from TRGMUX, but it supports different trigger sources. The internal trigger mux inside PDB is not used anymore."

So, from the Trigger input source select, the only option you have is 0000 Trigger-In 0 selected. All the other options are now reserved.

From the RM Figure 19-2, you can see that you have the following Trigger Source options: ADC0_SC1A[COCO] in30, ADC0_SC1B[COCO] in31, ADC1_SC1A[COCO]in32, and ADC1_SC1B[COCO] in33. For example, If you want to target module PDB0_trigger_in0 with ADC0_SC1A[COCO] then in the field SEL0 of the register TRGMUX PDB0 you need to put the 30. 

pastedImage_1.png

Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

View solution in original post

4 Replies
556 Views
felix_niessen
Contributor II

To explain it a bit more, i would like to have the ADC sample one channel continuous until i stop it. the samples should be stored by DMA.

The DMA part is working, but i need to have the ADC COCO triggering back the PDB so it starts the next conversion. 

for now i can sample the four SC1 inputs but then i need to restart the PDB manual (DMA interrupt or Loop).

thanks!


557 Views
victorjimenez
NXP TechSupport
NXP TechSupport

Hello Felix,

In section 44.1.1.2 of the reference manual says: "On this device, the PDB trigger source selection is implemented through the TRGMUX module. For each PDB unit, there is only one trigger input from TRGMUX, but it supports different trigger sources. The internal trigger mux inside PDB is not used anymore."

So, from the Trigger input source select, the only option you have is 0000 Trigger-In 0 selected. All the other options are now reserved.

From the RM Figure 19-2, you can see that you have the following Trigger Source options: ADC0_SC1A[COCO] in30, ADC0_SC1B[COCO] in31, ADC1_SC1A[COCO]in32, and ADC1_SC1B[COCO] in33. For example, If you want to target module PDB0_trigger_in0 with ADC0_SC1A[COCO] then in the field SEL0 of the register TRGMUX PDB0 you need to put the 30. 

pastedImage_1.png

Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

View solution in original post

556 Views
felix_niessen
Contributor II

Hi, yes this answers my question. Thanks! Will try it tomorrow.

Am i right that there is no direct way to have the adc trigger it self? Like a continous conversion of one channel?

Regards

Felix

0 Kudos
556 Views
victorjimenez
NXP TechSupport
NXP TechSupport

Hello Felix,

You are right. For ADC trigger source options you only have the following signals ADC0_SC1A[COCO], ADC0_SC1B[COCO], ADC1_SC1A[COCO], and ADC1_SC1B[COCO].

Best regards, 

Victor.

0 Kudos