Mass erase, voltage interruption and FSEC

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

Mass erase, voltage interruption and FSEC

跳至解决方案
708 次查看
luca_toso
Contributor II

Hi All, 

let's assume that we have enabled security on the device, but leaving mass erase enabled. 

What happens if we launch the command and after some ms we abruptly interrupt the voltage? 

Is it possible that with a timed interruption only the first flash sector is erased and the next POR cycle the FSEC status allows the jtag/swd debugger to connect and perform readback of the remaining program code?

K.R.

Luca.

标记 (3)
0 项奖励
1 解答
696 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Luca,

The security is released once it has been verified that all the memory has been erased.

If only the first sector was erased, the MCU would still be secure since SEC = 11b = secure.

danielmartynek_0-1625642021308.png

danielmartynek_2-1625642239948.png

Regards,

Daniel

 

 

 

 

 

在原帖中查看解决方案

0 项奖励
1 回复
697 次查看
danielmartynek
NXP TechSupport
NXP TechSupport

Hi Luca,

The security is released once it has been verified that all the memory has been erased.

If only the first sector was erased, the MCU would still be secure since SEC = 11b = secure.

danielmartynek_0-1625642021308.png

danielmartynek_2-1625642239948.png

Regards,

Daniel

 

 

 

 

 

0 项奖励