FlexioLIN Baudrate(S32K344 )

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

FlexioLIN Baudrate(S32K344 )

557 次查看
JAY_SUN1
Contributor II

Hi NXP team,

We develop S32K344 with RTD2.0.0 now, but we meet some problem for FlexioLIN. We try Lin_Ip_FrameTransfer_S32K344 example and test flexio LIN as below setting(baudrate 9600), but our receiver(toomoss) can't receive any data. If we set baudrate 19200 in our receiver(toomoss), it can receive data normally. The baudrate is always twice as large than S32DS setting. There is no issue for UartLin, only FlexioLin have this issue, please help to check it. Thanks. 

JAY_SUN1_1-1665017093986.png

 

JAY_SUN1_0-1665017072361.png

 

Wade

0 项奖励
3 回复数

530 次查看
nxf78987
NXP Employee
NXP Employee

Hi JAY_SUN1,

I ran the example with both baudrate = 9600 (ActualBaudrate = 9765) and 19200 successfully. In this situation: CORE_CLK = 160MHZ is the clock source of FlexIO_CLK. Perhaps, your board can't run with baudrate = 9600 (because ActualBaudrate = 9765 - baudrate deviation too high).

To decrease baudrate deviation, I decreased CORE_CLK = 120MHZ and select baudrate = 9600 then ActualBaudrate = 9615 (Baudrate deviation has decreased very much). I ran this clock configuration with example and it is OK with both baudrate = 9600 and 19200.

nxf78987_0-1665380385765.png

Could you try to run the example with my clock configuration and let me know the result?

Best regards,

Dan

0 项奖励

501 次查看
JAY_SUN1
Contributor II

Hi Dan,

I had tried your clock setting, but it's still not workable. 

Then I try to let core clock to 80Mhz as below picture, and baudrate is correct, but I don't know why it can be normal. 

JAY_SUN1_0-1665994569925.png

You can see actual baudrate deviation has decreased very much as well. But it can commuciation normally.

JAY_SUN1_1-1665994703258.png

 

0 项奖励

498 次查看
nxf78987
NXP Employee
NXP Employee

Hi JAY_SUN1,

From my point of view, perhaps your issue is regarding the hardware.

Could you re-test on another board with my configurations?

Best regards,

Dan

 

0 项奖励