FTM PWM Synchronization:Hardware Trigger

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

FTM PWM Synchronization:Hardware Trigger

368 次查看
Scorpio
Contributor I

I am trying to get a better understanding of how the FTM syncronization works using a hardware trigger(TRIG1).

I have already set the SYNCMODE=1, HWTRIGMODE=1, HWWRBUF=1, TRIG1=1 and CNTMAX=1 in FTM0 registers. The FTM0 is in combine mode.

I have also enable the FTM1( Frequency is one-third of FTM0) interrupt to set the SIM_FTMOPT1[FTM1SYNCBIT]=1 and prepare FTM0 CnV register buffer values.

With my understanding, After receiving the FTM1 synchronization signal(SIM_FTMOPT1[FTM1SYNCBIT]=1), FTM0 should update CnV register with the buffer value. However, it does not work according to my expectations and the CnV register does not change.

I am wondering if my understanding of how this works is correct?

How to use the TRIG1(SIM_FTMOPT1[FTM1SYNCBIT]) correctly and When is the sync bit reset to zero?

Thanks for the answer.

 

0 项奖励
回复
1 回复

348 次查看
_Leo_
NXP TechSupport
NXP TechSupport

Thank you for your interest in our products and for contributing to our community.

Please refer to 4.3.4. Updating FTM registers by hardware trigger—hardware synchronization section of AN5303: Features and Operation Modes of FlexTimer Module on S32K and to its respective associated file AN5303SW.

Test it with the following SW:
- S32 Design Studio (S32DS) for ARM 2.2
- S32 Software Development Kit (SDK) for S32K1xx 3.0.3

I hope this information is helpful.

Best regards,
Leonardo

0 项奖励
回复