DWT CycCnt vs SysTick inaccuracy.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

DWT CycCnt vs SysTick inaccuracy.

ソリューションへジャンプ
4,098件の閲覧回数
kubsztal
Contributor II

Hello,

I'm using PEmicro Multilink Universal debug probe with S32 Design Studio for S32K144 MCU. What I've found out is some inaccuracy between DWT CycCnt and SysTick during single stepping and while using breakpoints:
- when I measure LPIT IRQ intervals by tracing to RAM buffer without any interruptions, both counters show exactly the same amount of ticks elapsed (as expected),
- when I measure the same with stopping on a breakpoint inside LPIT ISR (MCR[DBG_EN]=0), SysTick measurements are 18 ticks bigger than CycCnt,
- when I single step with Instruction Stepping Mode enabled:
  - if CycCnt is increased by 1, SysTick is decreased by 8,
  - if CycCnt is increased by 2, SysTick is decreased by 9.
What could be a reason for these discrepancies?

Jakub

ラベル(1)
タグ(2)
0 件の賞賛
返信
1 解決策
1 返信
3,443件の閲覧回数
kubsztal
Contributor II
0 件の賞賛
返信