Questions regarding multi-core networking in S32G399A

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Questions regarding multi-core networking in S32G399A

Jump to solution
902 Views
GuilhermeS32G
Contributor III

Dear NXP fellows,

 

I am investigating how to setup the network interfaces of our S32G399A-RDB3 based custom board. This board uses BSP 41.0.

Actually, there are 3 PFE interfaces available:

  • PFE_MAC0: Connected through SGMII to the SJA1110A switch port 4;
  • PFE_MAC1: Connected through RGMII-ID to a 1000BASE-T1 PHY;
  • PFE_MAC2: Connected through RGMII-ID to a 1000BASE-T1 PHY.

All of these interfaces are up and running. I can assign IP addresses in different subnets for each of them and I am able to ping my laptop connected through an adapter and vice-versa.

 

When I took a look at one internal requirement for the configuration of the IP addresses and VLAN IDs, I saw this specification:

 

Server				Server IP	   VLAN ID        Port
S32G_Mcore			192.168.10.10	10			50102
S32G_Mcore			192.168.12.10	12			50102
S32G_Mcore			192.168.13.10	13			50102
S32G_Mcore			192.168.14.10	14			50102

S32G_Acore			192.168.10.11	10			50101
S32G_Acore			192.168.11.11	11			50101
S32G_Acore			192.168.12.11	12			50101
S32G_Acore			192.168.13.11	13			50101
S32G_Acore			192.168.14.11	14			50101

 

In this case there are a total of five subnets:

192.168.10.X, 192.168.11.X, 192.168.12.X, 192.168.13.X, and 192.168.14.X

And there are different IP addresses for the S32G M7-core and the A53 core.

All of the subnet masks are 255.255.255.0.

 

How can I assign a different IP address for M-core and A-core? Does it imply using PFE Master-Slave configuration?

Can our board fulfill this specification?

 

Thank you very much for the support.

 

Best regards,

Guilherme

0 Kudos
Reply
1 Solution
879 Views
chenyin_h
NXP Employee
NXP Employee

Hello, @GuilhermeS32G 

Thanks for your post.

From the description, from my opinion, you could try the PFE master/slave example(M core master/A core slave for example). And then create vlan based on differnt emacX for both M&A core side according to your requirement. I think it is possible and supported.

 

BR

Chenyin

View solution in original post

0 Kudos
Reply
2 Replies
880 Views
chenyin_h
NXP Employee
NXP Employee

Hello, @GuilhermeS32G 

Thanks for your post.

From the description, from my opinion, you could try the PFE master/slave example(M core master/A core slave for example). And then create vlan based on differnt emacX for both M&A core side according to your requirement. I think it is possible and supported.

 

BR

Chenyin

0 Kudos
Reply
870 Views
GuilhermeS32G
Contributor III

Hello @chenyin_h ,

 

That's good to know that this setup is supported.

Then I will read the documentation about PFE Master/Slave configuration, try to enable this feature and if I face some issue I may open a new topic.

 

Thank you for your support,

 

Best regards,

Guilherme

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-1973875%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EQuestions%20regarding%20multi-core%20networking%20in%20S32G399A%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1973875%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EDear%20NXP%20fellows%2C%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EI%20am%20investigating%20how%20to%20setup%20the%20network%20interfaces%20of%20our%20S32G399A-RDB3%20based%20custom%20board.%20This%20board%20uses%20BSP%2041.0.%3C%2FP%3E%3CP%3EActually%2C%20there%20are%203%20PFE%20interfaces%20available%3A%3C%2FP%3E%3CUL%3E%3CLI%3EPFE_MAC0%3A%20Connected%20through%20SGMII%20to%20the%20SJA1110A%20switch%20port%204%3B%3C%2FLI%3E%3CLI%3EPFE_MAC1%3A%20Connected%20through%20RGMII-ID%20to%20a%201000BASE-T1%20PHY%3B%3C%2FLI%3E%3CLI%3EPFE_MAC2%3A%20Connected%20through%20RGMII-ID%20to%20a%201000BASE-T1%20PHY.%3C%2FLI%3E%3C%2FUL%3E%3CP%3EAll%20of%20these%20interfaces%20are%20up%20and%20running.%20I%20can%20assign%20IP%20addresses%20in%20different%20subnets%20for%20each%20of%20them%20and%20I%20am%20able%20to%20ping%20my%20laptop%20connected%20through%20an%20adapter%20and%20vice-versa.%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EWhen%20I%20took%20a%20look%20at%20one%20internal%20requirement%20for%20the%20configuration%20of%20the%20IP%20addresses%20and%20VLAN%20IDs%2C%20I%20saw%20this%20specification%3A%3C%2FP%3E%3CBR%20%2F%3E%3CPRE%20class%3D%22lia-code-sample%20language-markup%22%3E%3CCODE%3EServer%09%09%09%09Server%20IP%09%20%20%20VLAN%20ID%20%20%20%20%20%20%20%20Port%0AS32G_Mcore%09%09%09192.168.10.10%0910%09%09%0950102%0AS32G_Mcore%09%09%09192.168.12.10%0912%09%09%0950102%0AS32G_Mcore%09%09%09192.168.13.10%0913%09%09%0950102%0AS32G_Mcore%09%09%09192.168.14.10%0914%09%09%0950102%0A%0AS32G_Acore%09%09%09192.168.10.11%0910%09%09%0950101%0AS32G_Acore%09%09%09192.168.11.11%0911%09%09%0950101%0AS32G_Acore%09%09%09192.168.12.11%0912%09%09%0950101%0AS32G_Acore%09%09%09192.168.13.11%0913%09%09%0950101%0AS32G_Acore%09%09%09192.168.14.11%0914%09%09%0950101%3C%2FCODE%3E%3C%2FPRE%3E%3CBR%20%2F%3E%3CP%3EIn%20this%20case%20there%20are%20a%20total%20of%20five%20subnets%3A%3C%2FP%3E%3CP%3E192.168.10.X%2C%20192.168.11.X%2C%20192.168.12.X%2C%20192.168.13.X%2C%20and%20192.168.14.X%3C%2FP%3E%3CP%3EAnd%20there%20are%20different%20IP%20addresses%20for%20the%20S32G%20M7-core%20and%20the%20A53%20core.%3C%2FP%3E%3CP%3EAll%20of%20the%20subnet%20masks%20are%20255.255.255.0.%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EHow%20can%20I%20assign%20a%20different%20IP%20address%20for%20M-core%20and%20A-core%3F%20Does%20it%20imply%20using%20PFE%20Master-Slave%20configuration%3F%3C%2FP%3E%3CP%3ECan%20our%20board%20fulfill%20this%20specification%3F%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EThank%20you%20very%20much%20for%20the%20support.%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EBest%20regards%2C%3C%2FP%3E%3CP%3EGuilherme%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1974887%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20Questions%20regarding%20multi-core%20networking%20in%20S32G399A%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1974887%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F24163%22%20target%3D%22_blank%22%3E%40chenyin_h%3C%2FA%3E%20%2C%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EThat's%20good%20to%20know%20that%20this%20setup%20is%20supported.%3C%2FP%3E%3CP%3EThen%20I%20will%20read%20the%20documentation%20about%20PFE%20Master%2FSlave%20configuration%2C%20try%20to%20enable%20this%20feature%20and%20if%20I%20face%20some%20issue%20I%20may%20open%20a%20new%20topic.%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EThank%20you%20for%20your%20support%2C%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EBest%20regards%2C%3C%2FP%3E%3CP%3EGuilherme%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-1974861%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20Questions%20regarding%20multi-core%20networking%20in%20S32G399A%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1974861%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F241130%22%20target%3D%22_blank%22%3E%40GuilhermeS32G%3C%2FA%3E%26nbsp%3B%3C%2FP%3E%0A%3CP%3EThanks%20for%20your%20post.%3C%2FP%3E%0A%3CP%3EFrom%20the%20description%2C%20from%20my%20opinion%2C%20you%20could%20try%20the%20PFE%20master%2Fslave%20example(M%20core%20master%2FA%20core%20slave%20for%20example).%20And%20then%20create%20vlan%20based%20on%20differnt%20emacX%20for%20both%20M%26amp%3BA%20core%20side%20according%20to%20your%20requirement.%20I%20think%20it%20is%20possible%20and%20supported.%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CP%3EBR%3C%2FP%3E%0A%3CP%3EChenyin%3C%2FP%3E%3C%2FLINGO-BODY%3E