Hi,

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Hi,

339 Views
Kulkarni_v
Contributor II

Hello,

I am working on the S32G VNP RDB3 board (S32G399A) using the Auto Linux BSP on the A-core and FreeRTOS on the M7 core.

My IPCF (Inter-Processor Communication Framework) setup between A-core and M-core is working correctly. Now, I want to run a custom M-core application alongside IPCF, and for debugging purposes I am trying to enable UART debug prints from the M7 core on UART1 (LINFlexD1).

What I have done so far
Configured LINFlexD1 (UART1) in S32 Design Studio

Enabled UART1 clock and pin mux

Generated LINFlexD UART MCAL configuration

Initialized UART1 in M7 application code

Added a simple UART transmit test (no loopback)

Added LED blinking for sanity check

IPCF continues to work correctly

Observed issues
No output on UART1 from the M7 core (terminal remains blank)

UART0 is intentionally not used by M-core since it is used by A-core boot logs

LED initially toggles, but gets disabled after A-core boots

After Linux boots on A-core, M-core UART and GPIO behavior seems to be overridden

I suspect RDC / resource ownership or clock control from A-core might be blocking M-core access

What I am looking for
A reference sample application showing M7 UART output on UART1 while Linux is running on A-core

Guidance on:

Correct RDC / XRDC configuration for LINFlexD1

Preventing Linux from overriding M-core UART / GPIO configuration

Required A-core (U-Boot / Linux) changes to release UART1 for M-core use

Best practices for debug logging on M-core when IPCF is enabled

If anyone has a working reference or experience with M-core UART debugging on S32G RDB3, your guidance would be greatly appreciated.

Thank you in advance for your support.

0 Kudos
Reply
4 Replies

295 Views
Joey_z
NXP Employee
NXP Employee

hi,

It should have the conflict between M core and A core, such as clock/pin conflict. It is suggested to add the clock initial into the bootloader.

Please refer to this link for more information about your application. It has the English version in the attachment.

S32G Bootloader Customzition

BR

Joey

0 Kudos
Reply

286 Views
Kulkarni_v
Contributor II
Hi Joey_z,
Thank you for your reply, I will go through this document and share the feedback if I get some solution
Kulkarni_v
0 Kudos
Reply

282 Views
Joey_z
NXP Employee
NXP Employee

hi,Kulkarni_v

Ok, hope this can help you, you can contact me or create a new case if you still have question.

BR

Joey

0 Kudos
Reply

318 Views
Joey_z
NXP Employee
NXP Employee

Hi,Kulkarni_v

I have received your question and will help you to check it.

BR

Joey

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2267680%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EHi%2C%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2267680%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%3CP%3EI%20am%20working%20on%20the%20S32G%20VNP%20RDB3%20board%20(S32G399A)%20using%20the%20Auto%20Linux%20BSP%20on%20the%20A-core%20and%20FreeRTOS%20on%20the%20M7%20core.%3C%2FP%3E%3CP%3EMy%20IPCF%20(Inter-Processor%20Communication%20Framework)%20setup%20between%20A-core%20and%20M-core%20is%20working%20correctly.%20Now%2C%20I%20want%20to%20run%20a%20custom%20M-core%20application%20alongside%20IPCF%2C%20and%20for%20debugging%20purposes%20I%20am%20trying%20to%20enable%20UART%20debug%20prints%20from%20the%20M7%20core%20on%20UART1%20(LINFlexD1).%3C%2FP%3E%3CP%3EWhat%20I%20have%20done%20so%20far%3CBR%20%2F%3EConfigured%20LINFlexD1%20(UART1)%20in%20S32%20Design%20Studio%3C%2FP%3E%3CP%3EEnabled%20UART1%20clock%20and%20pin%20mux%3C%2FP%3E%3CP%3EGenerated%20LINFlexD%20UART%20MCAL%20configuration%3C%2FP%3E%3CP%3EInitialized%20UART1%20in%20M7%20application%20code%3C%2FP%3E%3CP%3EAdded%20a%20simple%20UART%20transmit%20test%20(no%20loopback)%3C%2FP%3E%3CP%3EAdded%20LED%20blinking%20for%20sanity%20check%3C%2FP%3E%3CP%3EIPCF%20continues%20to%20work%20correctly%3C%2FP%3E%3CP%3EObserved%20issues%3CBR%20%2F%3ENo%20output%20on%20UART1%20from%20the%20M7%20core%20(terminal%20remains%20blank)%3C%2FP%3E%3CP%3EUART0%20is%20intentionally%20not%20used%20by%20M-core%20since%20it%20is%20used%20by%20A-core%20boot%20logs%3C%2FP%3E%3CP%3ELED%20initially%20toggles%2C%20but%20gets%20disabled%20after%20A-core%20boots%3C%2FP%3E%3CP%3EAfter%20Linux%20boots%20on%20A-core%2C%20M-core%20UART%20and%20GPIO%20behavior%20seems%20to%20be%20overridden%3C%2FP%3E%3CP%3EI%20suspect%20RDC%20%2F%20resource%20ownership%20or%20clock%20control%20from%20A-core%20might%20be%20blocking%20M-core%20access%3C%2FP%3E%3CP%3EWhat%20I%20am%20looking%20for%3CBR%20%2F%3EA%20reference%20sample%20application%20showing%20M7%20UART%20output%20on%20UART1%20while%20Linux%20is%20running%20on%20A-core%3C%2FP%3E%3CP%3EGuidance%20on%3A%3C%2FP%3E%3CP%3ECorrect%20RDC%20%2F%20XRDC%20configuration%20for%20LINFlexD1%3C%2FP%3E%3CP%3EPreventing%20Linux%20from%20overriding%20M-core%20UART%20%2F%20GPIO%20configuration%3C%2FP%3E%3CP%3ERequired%20A-core%20(U-Boot%20%2F%20Linux)%20changes%20to%20release%20UART1%20for%20M-core%20use%3C%2FP%3E%3CP%3EBest%20practices%20for%20debug%20logging%20on%20M-core%20when%20IPCF%20is%20enabled%3C%2FP%3E%3CP%3EIf%20anyone%20has%20a%20working%20reference%20or%20experience%20with%20M-core%20UART%20debugging%20on%20S32G%20RDB3%2C%20your%20guidance%20would%20be%20greatly%20appreciated.%3C%2FP%3E%3CP%3EThank%20you%20in%20advance%20for%20your%20support.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2267969%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Hi%2C%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2267969%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3Ehi%2C%3CSPAN%3EKulkarni_v%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3EOk%2C%20hope%20this%20can%20help%20you%2C%20you%20can%20contact%20me%20or%20create%20a%20new%20case%20if%20you%20still%20have%20question.%3C%2FP%3E%0A%3CP%3EBR%3C%2FP%3E%0A%3CP%3EJoey%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2267953%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Hi%2C%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2267953%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EHi%20Joey_z%2C%3CBR%20%2F%3EThank%20you%20for%20your%20reply%2C%20I%20will%20go%20through%20this%20document%20and%20share%20the%20feedback%20if%20I%20get%20some%20solution%3CBR%20%2F%3EKulkarni_v%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2267884%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Hi%2C%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2267884%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3Ehi%EF%BC%8C%3C%2FP%3E%0A%3CP%3EIt%20should%20have%20the%20conflict%20between%20M%20core%20and%20A%20core%2C%20such%20as%20clock%2Fpin%20conflict.%20It%20is%20suggested%20to%20add%20the%20clock%20initial%20into%20the%20bootloader.%3C%2FP%3E%0A%3CP%3EPlease%20refer%20to%20this%20link%20for%20more%20information%20about%20your%20application.%20It%20has%20the%20English%20version%20in%20the%20attachment.%3C%2FP%3E%0A%3CP%3E%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FNXP-Designs-Knowledge-Base%2FS32G-Bootloader-Customzition%2Fta-p%2F1519838%22%20target%3D%22_blank%22%3ES32G%20Bootloader%20Customzition%3C%2FA%3E%3C%2FP%3E%0A%3CP%3EBR%3C%2FP%3E%0A%3CP%3EJoey%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2267751%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Hi%2C%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2267751%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%2C%3CSPAN%3EKulkarni_v%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3EI%20have%20received%20your%20question%20and%20will%20help%20you%20to%20check%20it.%3C%2FP%3E%0A%3CP%3EBR%3C%2FP%3E%0A%3CP%3EJoey%3C%2FP%3E%3C%2FLINGO-BODY%3E