S12g96 cop(Watch dog )issue

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

S12g96 cop(Watch dog )issue

1,260 次查看
玉敏111田
Contributor III

boot's cop is disable,app's wd is enable.

Question1.when flash the bootwithapp to mcu ,but debug found that the cop counld not wrok,Why?

Question2. when the cop's clock was ACLK,how to disable the cop ?

pastedImage_1.png

标签 (1)
0 项奖励
回复
2 回复数

1,184 次查看
RadekS
NXP Employee
NXP Employee

Hi,

The COP is driven by CPMUCOP register.

In special mode, you may write CPMUCOP register without restriction. Any write will restart COP timeout period.

In normal mode, you may write CPMUCOP register just once. If bootloader writes CR[2:0] as “000”, the application cannot change it without MCU restart.

CPMUCOP.png

Please check the complete CPMUCOP write conditions in RM. 


I hope it helps you.

Have a great day,
Radek

0 项奖励
回复

1,184 次查看
玉敏111田
Contributor III

Thanks .I have read the data sheet .And when I debug the EntryPoint Function with the breakpoint ,I found that WRTMASK was 0 rather than 1!

pastedImage_1.png

0 项奖励
回复