Help! How to 'Add Bean(s) of WR & RD in MC56F8367?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Help! How to 'Add Bean(s) of WR & RD in MC56F8367?

ソリューションへジャンプ
1,426件の閲覧回数
ZW
Contributor I

Hi guys,

 

I am quite new to this Freescale FW development. The very first project i was asked to do is to write a FW of MC56F8367 to control a external memory chip which involved Data Bus (D0-D15), WR, RD and some other control pins. However, when I try to 'Add Beans' in tab 'Processor Expert', i just could not find WR and RD these two IO pins?? How am i supposed to do?

 

Is there anyone can give me some advice? Many thanks in advance. 

 

ZW

ラベル(1)
0 件の賞賛
返信
1 解決策
716件の閲覧回数
ProcessorExpert
Senior Contributor III

Hi,

 

The WR and RD signals are controlled by the internal on-chip bus controller so these pins are not intended to be directly controlled by software. These signals are generated automatically when you read or write the memory area mapped to external space. The chip can also generate one or more  chip-select signal(s) for you,  each assigned to the specified memory area.

 

The external bus can be configured by using the CPU bean properties within the group 'external bus' .

You can see more details about the address bus operation in the 56F8367 Reference Manual and also in the manual for the evaulation board for this CPU (there is also a schematics for connecting exteral memory).

 

Processor Expert projects created using File / New.../ Processor Expert stationery already contains a pre-configured CPU bean using external memory for program and data spac (just select 'sdm external memory' under Configurations).

 

best regards
Petr Hradsky
Processor Expert Support Team
 

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
717件の閲覧回数
ProcessorExpert
Senior Contributor III

Hi,

 

The WR and RD signals are controlled by the internal on-chip bus controller so these pins are not intended to be directly controlled by software. These signals are generated automatically when you read or write the memory area mapped to external space. The chip can also generate one or more  chip-select signal(s) for you,  each assigned to the specified memory area.

 

The external bus can be configured by using the CPU bean properties within the group 'external bus' .

You can see more details about the address bus operation in the 56F8367 Reference Manual and also in the manual for the evaulation board for this CPU (there is also a schematics for connecting exteral memory).

 

Processor Expert projects created using File / New.../ Processor Expert stationery already contains a pre-configured CPU bean using external memory for program and data spac (just select 'sdm external memory' under Configurations).

 

best regards
Petr Hradsky
Processor Expert Support Team
 

0 件の賞賛
返信