9S12XDP512: Question about the three SPI's

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

9S12XDP512: Question about the three SPI's

1,995件の閲覧回数
DavidN_
Contributor I

I have read the datasheet for the MC9S12XDP512 on the SPI section.  There is only one memory map for the SPI.  Does this mean that if I set the SPE in the in the SPICR1 register, it will turn on all three SPI's of the MCU?  Also, does this mean that they will use the same SPIDR register?

 

If this is the case, then there is no sense in making three SPI ports when I could just connect multiple devices to one SPI port and select each one utilizing the slave select signal.

 

I have tried to look for application notes on this but could not find any.  What I want to know is, are there separate memory maps for each SPI in this MCU so that each SPI could have its own clock rate and its own data line?

 

I appreciate any help.  Thanks.

ラベル(1)
0 件の賞賛
返信
3 返答(返信)

909件の閲覧回数
kef
Specialist I
What datasheet are you using? MC9S12XDP512  Data Sheet Rev 2.17 Table 1-1. Device Register Memory Map: 0x00D8-0x00DF - SPI0, 0x00F0-00F7 - SPI1, 0x00F8-0x00FF - SPI2
0 件の賞賛
返信

909件の閲覧回数
DavidN_
Contributor I
Ah sorry.  It was in Appendix G on page 1322.  Never thought to look that far..  My mistake.  Sorry to bother.
0 件の賞賛
返信

909件の閲覧回数
bigmac
Specialist III

Hello,

 

The three sets of registers should also be defined within the header file for the MC9S12XDP512.

 

Regards,

Mac

 

0 件の賞賛
返信