2 stop bit configiration in s12x SCI

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

2 stop bit configiration in s12x SCI

1,327 次查看
kimsunmin
Contributor I

Hi

I need to implement UART drive. The configuration of the frame is that it has 1 start bit, 8 data bit, 1 parity bit, 2 stop bit. 

But the problem is that s12x has no configuration register for the number of stop bit. Only 1 stop bit is supported. 

In this case, How can i do?? Any solution? 

0 项奖励
回复
4 回复数

1,111 次查看
AndersJ
Contributor IV

Introduce a short delay after each transmitted byte.

0 项奖励
回复

1,111 次查看
kimsunmin
Contributor I

But I need to put a parity bit. I know the parity bit will be put between 1 stop bit and 9th bit. 

In this case, how can I handle it??

0 项奖励
回复

1,111 次查看
lama
NXP TechSupport
NXP TechSupport

Hi,

ups, I have read your question incorrectly. In this case the only solution I see in programming own SW routines for UART which is not very standard solution.

Best regards,

Ladislav

0 项奖励
回复

1,111 次查看
lama
NXP TechSupport
NXP TechSupport

Hi,

the answer is easy. You want to send 1+8+2. it is the same like 1+9+1.

So, you should set nine data bit communication and use 8 data bit as the first stop bit.

The register SCIDRH contains bits R8 and T8 which are used as a 8 data bit in the 1+9+1 communication format.

In order to set 1+9+1 communication set the M bit in the register SCICR1 and Set the R8 to required stop bit polarity.

That's all you need to do.

Best regards,

Ladislav

0 项奖励
回复