mechanism for cores' synchronization using interrupts?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

mechanism for cores' synchronization using interrupts?

3,130 次查看
walter95
Contributor I

Hi, I'm new in the use of the platform nxp t1040 and I'm looking for a mechanism for cores' synchronization, i.e if it is possible to synchronize cores using interrupt inter-core. A core is in busy wait on a memory location in cache and it waits for an interrupt whose interrupt routine will unlock the core by changing the value of the location mentioned before.

0 项奖励
回复
5 回复数

3,120 次查看
ufedor
NXP Employee
NXP Employee

Described mechanism looks viable.

0 项奖励
回复

3,113 次查看
walter95
Contributor I

I was thinking of using the 'wait' instruction described in the reference manual, but I don't know how to integrate this instruction in the C code I'm going to write. 

@ufedor 

0 项奖励
回复

3,103 次查看
ufedor
NXP Employee
NXP Employee

The 'wait' is an assembler instruction, so you will need to determine a way of insertion assembler into C-code.

 

0 项奖励
回复

3,092 次查看
walter95
Contributor I

Yeah, sure. I know how to integrate the assembler in the C code. My doubt is how to use well the instruction, i.e what to write in place of WH and WC operands in the manual. 

@ufedor 

0 项奖励
回复

3,086 次查看
ufedor
NXP Employee
NXP Employee

Please refer to the e5500 Core Reference Manual

0 项奖励
回复