T2080 DDR:1600MT/s Configuration

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

T2080 DDR:1600MT/s Configuration

Jump to solution
1,706 Views
cpoland
Contributor II

We are attempting to replace the RAM on our t2080rdb-pc and are experiencing some issues. We are using a new DDR3 1600 (PC3 12800) ECC memory and after configuring the RCW to support this speed (MEM_PLL_RAT = 6, see bellow), the attached debug log is observed. Is there further manual configuration that is required to support this memory?

1600 RCW:

1206001b 15000000 00000000 00000000
66150002 00000000 e8104000 c1000000
00800000 00000000 00000000 000307fc
00000000 00000000 00000000 00000004

To provide further information I have included another log of uboot while the original 1866 memory is inserted. We do not have access to a licensed version of CodeWarrior.

Thanks

Tags (2)
1 Solution
1,337 Views
ufedor
NXP Employee
NXP Employee

The released SDK was tested and verified with standard RDB hardware. Changing the DIMM requires the SW tool to verify its functionality then we can adjust the U-Boot to work with the new HW.

The RCW is correctly changed to modify the DDR data rate from 1866 to 1600. It looks like the U-Boot is able to read the new DIMM SPD, but failing initialization.

At this point you have to connect a QCVS tool to get a working values of WRLVL_START values then modify the U-Boot in ddr.h file [ static const struct board_specific_parameters udimm0[] ] with new working WRLVL_START values.

Without the CWTAP, we cannot read the DDR registers after failure.

 

The SPD is the list of timing parameters that is provided by the DIMM. U-Boot reads this and sets the corresponding registers accordingly. but the WRLVL_START values are board (Hardware) dependent values that not present in the SPD.

If you want to change the HW then you need to use tools provided to determine the proper HW dependent delay parameters.
Standard release U-Boot is not meant to work with any and every DIMM. It was only verified with the standard HW that is shipped with RDB.

View solution in original post

5 Replies
1,337 Views
ufedor
NXP Employee
NXP Employee

Please provide additional information:

1) U-Boot booting log with original memory

2) RCW been used for the new memory

3) do you have CodeWarrior?

0 Kudos
1,337 Views
cpoland
Contributor II

I have modified my original question to include these details.

Thanks

0 Kudos
1,337 Views
ufedor
NXP Employee
NXP Employee

Please try to update U-Boot.

Pre-built images for the T2080RDB are available on the following ISOs:

QorIQ Linux SDK v2.0 PPC64E6500 IMAGE.iso

QorIQ Linux SDK v2.0 PPCE6500 IMAGE.iso

available for download at:

Linux® SDK for QorIQ® Processors | NXP 

Press "Download" and select QorIQ Linux SDK v2.0

0 Kudos
1,337 Views
cpoland
Contributor II

Both U-boot images logged above were generated using the 2.0 SDK, specifically u-boot-with-spl-pbl.bin for SD card boot. The only modification we made to the uboot source code prior to building was adding the #define DEBUG macro for debug logging. 


We've done what you've said however and programmed the prebuilt u-boot.bin from the iso into NOR flash along with our rcw.bin (modified to have MEM_PLL_RAT 6 and then built with the SDK) and the resulting log is attached here.

0 Kudos
1,338 Views
ufedor
NXP Employee
NXP Employee

The released SDK was tested and verified with standard RDB hardware. Changing the DIMM requires the SW tool to verify its functionality then we can adjust the U-Boot to work with the new HW.

The RCW is correctly changed to modify the DDR data rate from 1866 to 1600. It looks like the U-Boot is able to read the new DIMM SPD, but failing initialization.

At this point you have to connect a QCVS tool to get a working values of WRLVL_START values then modify the U-Boot in ddr.h file [ static const struct board_specific_parameters udimm0[] ] with new working WRLVL_START values.

Without the CWTAP, we cannot read the DDR registers after failure.

 

The SPD is the list of timing parameters that is provided by the DIMM. U-Boot reads this and sets the corresponding registers accordingly. but the WRLVL_START values are board (Hardware) dependent values that not present in the SPD.

If you want to change the HW then you need to use tools provided to determine the proper HW dependent delay parameters.
Standard release U-Boot is not meant to work with any and every DIMM. It was only verified with the standard HW that is shipped with RDB.