Serdes Clocks sequencing

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Serdes Clocks sequencing

850 次查看
maxime_guillot
Contributor III

Hello,

We are using LS1046A with SerDes and I was wondering if the clock for SerDes line can be provided after the POR when the device has accessed to its I2C bus?

The datasheet is not very clear about the clock sequencing. Is the Serdes clocks has to be provided before POR?

We have an I2C controlled Clock Generator, therefore it can't be programmed before the LS1046A has I2C working.

Thank you

标记 (1)
0 项奖励
3 回复数

761 次查看
ufedor
NXP Employee
NXP Employee

SerDes reference clocks must be applied before PORESET_B is deasserted.

If this requirement is violated the RSTRQSR1[SRDS_RST_RR] is set which prevents normal operation of the processor.

It is possible to use CPLD to control the clock generator.

761 次查看
maxime_guillot
Contributor III

Thank you! Very clear now.

Is it the same for RGMII clock : EC1_GTX_CLK125?

Thank you.

0 项奖励

761 次查看
ufedor
NXP Employee
NXP Employee

> Is it the same for RGMII clock : EC1_GTX_CLK125?

No.

RGMII does not use SerDes.

0 项奖励