By design, cache block consists of fast cache memory and address associative logic, this logic continuously monitoring bus transactions and perform necessary actions, if any particular memory access hits cache line.
When the cache is configured as SRAM, this associative logic as still active and may consume SRAM memory bandwidth and/or add some random latency to SRAM memory accesses.
The information on how to disable this logic is not specified in our public documentation. If this is critical for your application and you wish to disable this logic, please open a case to online technical support.
To enter a case to online technical support please perform the following:
1. Open www.nxp.com
2. Click on "Account" or your name in upper right corner and select "My account", enter your NXP site login/password if necessary.
3. Select "View all Support Methods" in Support section.
4. Click "Go to Tickets" in "Support Requests" section
5. The system should redirect you to this page https://nxpcommunity.force.com/community/CommunityContextPage
6. At this page please create a new folder for support cases by clicking "Add a Folder". Typically - one folder per project.
7. When asked, enter project details - design stage, projected annual volume, end application type and application name.
8. When folder is created, please click "Add a new case" button to create support case.
Have a great day,
Alexander
TIC
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------