NAND FLASH READ and WRITE

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

NAND FLASH READ and WRITE

511件の閲覧回数
sivadattudwara
Contributor II

Hi,

we are working on T1024RDB. we understand that the NAND flash  is accessed using IFC internal SRAM buffers rather than accessing directly. we saw the configuration details in T1024RM.

we want to know that, if we NAND flash is not directly accessed, and it is accessed through IFC internal SRAM buffer, what happens when unexpected power cycle happened to processor? is the data in IFC internal SRAM buffer will be updated to NAND flash before the processor power off? or the data in SRAM buffers will be lost?

0 件の賞賛
1 返信

326件の閲覧回数
r8070z
NXP Employee
NXP Employee

Have a great day,
 

If power off happens while the IFC FCM is writing data from the SRAM buffer to NAND device then the data in SRAM buffers will be lost.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛