Hello H Wei,
According to LS1021ARM Reference Manual, the fixed memory map is used(as Adrian mentioned above), this is different with Power Arch, please refer to the following, so you need to allocate the IFC devices inside the range 0x60000000 to 0x7fffffff.

You could assign your IFC NAND device at 0x60000000.
NAND Flash is IO device, and only SRAM within NAND Flash is mapped to the system memory map, for example LS1021QDS 1M is allocated in CW initialization file.
In addition, please pay attention to other device for example 0x7FB0_0000 - 0x7FB0_0FFF is for Board CPLD.
Have a great day,
Yiping
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------