I can not use the DDR2 driver with the Processor Expert

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

I can not use the DDR2 driver with the Processor Expert

Jump to solution
1,080 Views
diegoperea
Contributor II

Hi, I have the Code Warrior for MCU V10.6.4 Build: 150416
I create a new project to use the DDR2 memory of the TWR-K70F120M board, I am trying to configure it with the Prosessor Expert but I do not get it to work. The configuration of the DDR2 driver extract them from appendix B of the document entitled "Relocating Code and Data Using the CW GCC Linker File (.ld) for Kinetis". When I attempt to enter debug mode an error appears and after several tests I find that the error occurs when writing to DDR_CR00, but also happens if I write to any DDR_CRXX.
Attached I send some images in Images.zip file:
Image 1: Code Warrior ready to enter debug.
Image 2: When it enters the debug mode, it is already in trouble because it can not initialize.
Image 3: after resetting I can enter debug mode before initialization.
Image 4: I click on "Run to this line" and until then it works well.
Image 5: When I click on "Run to this line" on the next line I lose the communication.
Image 6: When I try to pause the debug, the error appears.
I've been working on this for two weeks and I have to give it an end. Also try to copy the code in appendix B of the document already named but obtained the same result.
I enclose the complete project (K70_LCD.zip)


Original Attachment has been moved to: Images.zip

Original Attachment has been moved to: K70_LCD.zip

Tags (1)
0 Kudos
Reply
1 Solution
871 Views
diegoperea
Contributor II

Hi all, Thanks to NXP support, you can solve the problem. Basically the PLL1 was incorrectly configured in the Expert Processor and the initialization was done according to the document "Relocating Code and Data Using the CW GCC Linker File (.ld) for Kinetis". It is important to clarify that the MK70FN1M0.mem file must be modified according to appendix D of the document. Attached the project in operation.
Thanks

Diego Perea

View solution in original post

1 Reply
872 Views
diegoperea
Contributor II

Hi all, Thanks to NXP support, you can solve the problem. Basically the PLL1 was incorrectly configured in the Expert Processor and the initialization was done according to the document "Relocating Code and Data Using the CW GCC Linker File (.ld) for Kinetis". It is important to clarify that the MK70FN1M0.mem file must be modified according to appendix D of the document. Attached the project in operation.
Thanks

Diego Perea