Hi,
I don't think that this is possible. These are just internal signals, according to the reference manual : "Individual PDB pulse-out signals control each CMP Sample/Window timing".
I suggest using TimerUnit_LDD or Init_FTM component for generation of timed signal.
best regards
Petr Hradsky
Processor Expert Support Team