T2081 Discrete DDR3L configuration.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

T2081 Discrete DDR3L configuration.

1,774 次查看
padmakar
Contributor I

Hi NXP,

Currently I am working on the custom board which involve Discrete DDR3L (MT41K512M16VRN-107 IT:P) interface with T2081.

I have some questions regarding DDR3L memory interface on T2081.

A. While performing the DDR validation through the QCVS DDR tool we are facing these issue: Error Configuring the target- DDR initalization failed- invalid value at 0xf04: 0x00003102  how to resolve this issue?

 

B. After testing this we are getting ERR_DETECT [ACE] bit is set.

I have attached an error screenshot please refer it.

 

C. We are currently using QCVS Tool for testing DDR is any another way to test DDR like, Bare metal driver for DDR? 

If we can test DDR throuth the Bare metal driver then please share the reference.

 

D. Can we reset the DDR through the QCVS Tool?

 

I Please help us to provide a path to resolve these issues.

 

Thanks,

Padmakar.

 

标签 (1)
标记 (2)
0 项奖励
回复
0 回复数