i.MX 7Dual power sequence measurement

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX 7Dual power sequence measurement

1,100 Views
justin_hsieh
Contributor I

Dear Team,

According i.MX 7Dual datasheet, it shows timing spec. as below,

T1 Time from SVNS power stable to other power rails start to ramp, minimal delay is 2ms,
no max delay requirement.

sequence.png

Can you kindly clearify T1 means that 90%*VDD_SNVS_IN to 10%*NVCCGPIO or 90%*NVCCGPIO?

Thanks, 

Labels (2)
0 Kudos
1 Reply

1,009 Views
art
NXP Employee
NXP Employee

Here T1 means 90% VDD_SNVS_IN to 10% NVCCGPIO and other voltages except of NVCC_DRAM and NVCC_DRAM_CKE.

Best Regards,
Artur

0 Kudos