MC33771C FAULT pin always active

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

MC33771C FAULT pin always active

ソリューションへジャンプ
1,578件の閲覧回数
dinesh_balaji
Contributor III

Hello, 
In our BMS, we have connected fault pin of MC33771C with microcontroller as shown in the snippet of schematic attached.
The FAULT pin is always active, even when the faults are masked using FAULT_MASKx registers and the fault registers are cleared.
I've also attached screenshot of Logic Analyzer capture.

0x1FFF270202FB message is a write register for FAULT_MASK1 register. We're masking all the faults in all FAULT_MASKx registers.

0x0040A40261CA message is a read response for FAULT1_STATUS register and from the data we can see I2C_ERR_FLT is set. But that bit has been masked already. In FAULT2_STATUS and FAULT3_STATUS no bits are set. 

We need support in knowing what could be the reason for the FAULT pin being active always even when the faults are masked.
Because of this, we are not able to put the AFE into sleep and use fault pin(for OV/UV/OT/UT faults) to wake the pack controller MCU.
#MC33771C

Screenshot (34).png

Screenshot (30).png

Screenshot (31).png

Screenshot (32).png

    

 

0 件の賞賛
1 解決策
1,460件の閲覧回数
ErikaC
NXP TechSupport
NXP TechSupport

Hello,

They told me that you have to check the SW configuration if you correctly clear all fault registers, set the correct fault masks.

Have you tried with other MC33771C, I mean to rule out a functional fault.

元の投稿で解決策を見る

0 件の賞賛
8 返答(返信)
1,436件の閲覧回数
ErikaC
NXP TechSupport
NXP TechSupport

Update:

Due to a POR, or a com time out reset, the device, in INIT mode will keep the fault pin activated

- until it switches in IDLE mode after 60s

- or until the SW enumerates it and disables the FAULT pin with the following instructions:

Mask all fault events:
FAULT_MASK1, FAULT_MASK2 and FAULT_MASK3 filled with 0xFFFF
and clear all faults:
FAULT1_STATUS, FAULT2_STATUS and FAULT3_STATUS filled with 0x0000

1,396件の閲覧回数
dinesh_balaji
Contributor III

@ErikaC  I2C_ERR_FLT bit in FAULT1_STATUS register is set always even after clearing and masking the faults using FAULT_MASKx register and WAKEUP_MASKx register. All cell voltages and temperatures are within range. Still Fault pin remains high.

 

0 件の賞賛
1,385件の閲覧回数
ErikaC
NXP TechSupport
NXP TechSupport

Hello,

This is not normal behavior, have you tried another MC33771C? I mean to rule out a functional fault.

0 件の賞賛
1,554件の閲覧回数
ErikaC
NXP TechSupport
NXP TechSupport

Hello,

There are many reasons why the fault pin is active, most of them are overvoltage or overtemperature, please confirm if you have checked this. I will forward your question to our specialist to confirm what could be the reason why the fault pin is always active even if the faults are masked.

0 件の賞賛
1,496件の閲覧回数
dinesh_balaji
Contributor III

@ErikaC  Can I know about the reason for this issue from your specialist? 

0 件の賞賛
1,488件の閲覧回数
ErikaC
NXP TechSupport
NXP TechSupport

Hello, I have not received an answer yet, let me send a friendly reminder.

1,553件の閲覧回数
dinesh_balaji
Contributor III

@ErikaC  yes, no faults were set in the Fault Status registers and we have checked this. One of the pictures also shows that.

0 件の賞賛
1,461件の閲覧回数
ErikaC
NXP TechSupport
NXP TechSupport

Hello,

They told me that you have to check the SW configuration if you correctly clear all fault registers, set the correct fault masks.

Have you tried with other MC33771C, I mean to rule out a functional fault.

0 件の賞賛