Hello All,
I have a custom board with Marvell 88E6046 ethernet switch which is connected directly to freescale P1010 processor.
+------------+
| | +------------+
| | SGMII | |----- p0
| eth0 |---------------- | p9 |
| | | |----- p1
| | +------------+
| | 88e6086 (Switch)
| |
| |
| | SGMII +-------------+
| eth1 | ----------------| |
+------------+ +------------+
FS P1010 88E1512 ( PHY)
My dts looks like this,
mii_bus0: mdio@24000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "fsl,etsec2-mdio";
reg = <0x24000 0x1000 0xb0030 0x4>;
/* No PHY on external MDIO for 88e6086 Switch, PHYless direct connection*/
/*------------*/
/* External PHY 88E1512 for eth1 */
phy1: ethernet-phy@1 {
interrupt-parent = <&mpic>;
interrupts = <3 1>;
reg = <0x1>;
};
};
mdio@25000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "fsl,etsec2-tbi";
reg = <0x25000 0x1000 0xb1030 0x4>;
tbi0: tbi-phy@11 { /* TBI needed by gianfar for fixed-link eth0 */
reg = <0x11>;
device_type = "tbi-phy";
};
};
mdio@26000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "fsl,etsec2-tbi";
reg = <0x26000 0x1000 0xb1030 0x4>;
tbi1: tbi-phy@12 {
reg = <0x12>;
device_type = "tbi-phy";
};
};
enet1: ethernet@b1000 { /*switch connected here*/
#address-cells = <1>;
#size-cells = <1>;
device_type = "network";
model = "eTSEC";
compatible = "fsl,etsec2";
reg = <0xb1000 0x1000>;
interrupts = <35 2 36 2 40 2>;
fsl,num_rx_queues = <0x1>;
fsl,num_tx_queues = <0x1>;
local-mac-address = [ 00 00 00 00 00 00 ];
interrupt-parent = <&mpic>;
fixed-link = <0 1 1000 0 0>;
tbi-handle = <&tbi0>;
phy-mode = "sgmii";
queue-group@0 {
#address-cells = <1>;
#size-cells = <1>;
reg = <0xb1000 0x1000>;
rx-bit-map = <0xff>;
tx-bit-map = <0xff>;
interrupts = <35 2 36 2 40 2>;
};
};
enet2: ethernet@b2000 {
#address-cells = <1>;
#size-cells = <1>;
device_type = "network";
model = "eTSEC";
compatible = "fsl,etsec2";
fsl,num_rx_queues = <0x1>;
fsl,num_tx_queues = <0x1>;
local-mac-address = [ 00 00 00 00 00 00 ];
interrupt-parent = <&mpic>;
phy-handle = <&phy1>;
tbi-handle = <&tbi1>;
phy-connection-type = "sgmii";
ptimer-handle = < &ptp_timer >;
queue-group@0 {
#address-cells = <1>;
#size-cells = <1>;
reg = <0xb2000 0x1000>;
rx-bit-map = <0xff>;
tx-bit-map = <0xff>;
interrupts = <31 2 32 2 33 2>;
};
};
dsa@0 {
compatible = "marvell,dsa";
#address-cells = <2>;
#size-cells = <0>;
dsa,ethernet = <&enet1>;
dsa,mii-bus = <&mii_bus0>;
switch@0 {
#address-cells = <1>;
#size-cells = <0>;
reg = <31 0>; /* Switch at SMI Add 0x1f */
port@0 {
reg = <0>;
label = "lan1";
};
port@1 {
reg = <1>;
label = "lan2";
};
port@9 {
reg = <9>;
label = "cpu";
};
};
};
I have disabled auto-negotiation in gianfar driver for fixed-link eth0 and associated TBI-PHY, so that SGMII link at 1Gb/ps can be forced with switch port 9 GMII MAC.
Linux DSA driver is able to detect and configure switch. It discover switch at external MDIO bus, DSA configure 'eth0' as master and 'lan1' and 'lan2' as slave port.
After assigning IPs to eth0 (Switch) and eth1 ( with external PHY) like,
ifconfig eth0 up
ifconfig lan1 xx.xx.xx.x1 up
ifconfig lan2 xx.xx.xx.x2 up
ifconfig eth1 xx.xx.xx.x3 up
When I ping from any other host on network, only lan1 is able to respond, because it was configured first. If any other port is pinged it will be able to respond
only if 'lan1 is connected to network'. If ethernet cable from lan1 is removed, rest of ports will not be able to respond, though they will be receiving packets but
their TX counter will not increase.
It seems whichever port is configured first ( lan1 here ) will be able to transmit packets. If eth1 ( connected to Phy not switch) is configured first then only this
will be able to respond. All other ports then depends on eth1.
I tried to move 'eth1' to another mdio bus ( mdio@25000 ) by modifying dts file above. But it seems 'PHY' and 'Switch' will only be detected if they are on
mdio@24000.
1. What could be the reason of such strange behaviour ?
2. Why only the interface that is configured first controlling the bus, its either eth0/lan0/lan1 or eth1. Rx counter of every interface increments but only one of these have Tx counter incremented ( whoever configured first eth0 or eth1). If I disable switch ports ( lan0/lan1), still eth1 does not respond ( though its Rx counter increments but Tx is 0). Is it happening because phy1 (eth1) is on same mdio bus associated with dsa@0 ?
Thanks.
Hello Yiping Wang,
Thanks for the help. I have modified my question above and included some more details about the problem.
Please take a look at my dts file, is it because both of my devices Switch and external PHY are on same mdio
that I am facing the issue?
Hello Vijay Katoch,
I find some information from ARM architecture, please try whether define dts file as the following would be helpful.
&mdio {
status = "okay";
ethphy0: ethernet-phy@0 {
reg = <0>;
};
ethphy1: ethernet-phy@ff {
reg = <0xff>; /* No PHY attached */
speed = <1000>;
duple = <1>;
};
};
dsa@0 {
compatible = "marvell,dsa";
#address-cells = <2>;
#size-cells = <0>;
dsa,ethernet = <ð0>;
dsa,mii-bus = <ðphy1>;
switch@0 {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
label = "lan1";
};
port1@ {
reg = <1>;
label = "lan2";
};
port@2 {
reg = <2>;
label = "lan3";
};
port@5 {
reg = <5>;
label = "cpu";
};
};
};
};
Thanks,
Yiping
Hello Yiping,
Thanks for the information.
It would be great if something like
dsa@0 {
.......
dsa,mii-bus = <ðphy1>;
.......
};
work for dsa but unfortunately it is not. On my board it requires mdio bus address <&mdio>.
Also I can't find any such example of using <ðphy1> instead of <&mdio>, atleast on linux 3.18.
I have seen kirkwood-rd88f6281.dtsi under arch/arm/boot/dts, but there too <&mdio> is used.
It seems this behaviour is normal as I am assigning ip address to 3 devices.
When I examined packets using wireshark and tcpdump, correct packets are received on host.
I resolved the issue of interface that is configured first controlling transmission, by running ifplugd daemon.