Problem with Event Status Registers of the uja1169 chip

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Problem with Event Status Registers of the uja1169 chip

540 次查看
Baikian
Contributor II

I am currently using the 1169 SBC and have encountered an issue while working with this chip. To trigger an over-voltage event, I continuously inject a 7V voltage into the VEXT pin. The software successfully detects the VEXTO event in the Supply Event Status Register.

However, after I clear the event by writing a 1 to the register, I can no longer detect the VEXTO event again. The event only appears again if I stop the fault injection and re-inject it. Why is this happening?

I was hoping to implement a debounce mechanism by continuously polling the VEXTO bit, but this approach doesn't seem to be feasible.Can you help me?

UJA1169TK 

0 项奖励
回复
2 回复数

493 次查看
JozefKozon
NXP TechSupport
NXP TechSupport

Dear Baikian,

please note, the UJA1169TK is End Of Life. The recommended replacement is UJA1169ATK. This is a normal behavior. If you clear the fault, it means the OV fault is not present anymore and you need to start the fault injection again. 

With Best Regards,

Jozef

0 项奖励
回复

530 次查看
Baikian
Contributor II

I haven't tested the other registers yet, such as the System Event Status Register. Do they follow the same mechanism?

0 项奖励
回复