AN10364 , clock streching by slave possible

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

AN10364 , clock streching by slave possible

601 Views
vindhyachal_tak
Contributor I

1, In NXP's AN10364, I am using a circuit on Page 4, figure 2, for converting I2C on differential signal.

2.  Slave I2C device is Teaxs Intrument's bq34z100-g1.

3. Master I2C is a microcontroller to read registers of bq34z100-g1.

4. For converting I2C into differentiak on slave device & vice versa on master side, I have used circuit mentioned in NXP's AN10364 , Using NXP P82B96 & PCA82C250. 

5. My query is can this circuit handle the clock streching done by I2C slave i,e bq34z100-g1

because if I send the request from MCU side, bq34z100-g1 can do slave stretching before responding back.. 

 

Tags (2)
0 Kudos
1 Reply

462 Views
reyes
NXP TechSupport
NXP TechSupport

Hi,

 

Buffers (P82B96) support ‘clock stretching’, when delay is introduced into the clock and data lines the SCL LOW period should be increased by an amount equal to the sum of those delays. Some of this increase will happen automatically, without action by the designer. That is why a system programmed for a nominal 400 kHz will be observed to be running at a slightly slower frequency after buffers are introduced.


Have a great day,
Jose

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos