A3I20X050GN LDMOS PA FET VGGC parameter clarification

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

A3I20X050GN LDMOS PA FET VGGC parameter clarification

ソリューションへジャンプ
756件の閲覧回数
louissankoorika
Contributor I

Hi,

We are using the A3I20X050GN LDMOS PA FET in our design.

I need clarity on the VGGC(Q) parameter

Fixture Gate Quiescent Voltage, (VDD = 28 Vdc, IDQ(Carrier) = 160 mAdc, Measured in Functional Test),
VGGC(Q)

How  is it different from VGSC(Q) parameter which is also specified?

Gate Quiescent Voltage (VDS = 28 Vdc, IDQ(Carrier) = 160 mAdc) VGSC(Q)

Thanks

Louis

ラベル(1)
  • RF

0 件の賞賛
1 解決策
735件の閲覧回数
andrei_skok
NXP Employee
NXP Employee

Gate Quiescent Voltage VGS(Q) is measured at the VGS pins of the device.
Fixture Gate Quiescent Voltage VGG(Q) is measured in test circuit at the VGG supply.

Temperature compensation circuit sinks the current. VGG(Q) differ from VGS(Q) by the voltage drop at the circuit bias resistors R3=10 Ohm, R1=2.2kOhm.

元の投稿で解決策を見る

0 件の賞賛
1 返信
736件の閲覧回数
andrei_skok
NXP Employee
NXP Employee

Gate Quiescent Voltage VGS(Q) is measured at the VGS pins of the device.
Fixture Gate Quiescent Voltage VGG(Q) is measured in test circuit at the VGG supply.

Temperature compensation circuit sinks the current. VGG(Q) differ from VGS(Q) by the voltage drop at the circuit bias resistors R3=10 Ohm, R1=2.2kOhm.

0 件の賞賛