Hi,
The external capacitors help in reducing the voltage drop when performing taxing operations. Writing to NVM comes directly to mind, but generally everything you do will add to the load, and in a passive setup, you only start with 1.85V.
It definitely is useful advice :-), but needs corresponding firmware that ensures the capacitors are charged slowly prior to performing a short, taxing operation.
To know how much leniency you have left (I'm guessing: almost nothing), set an unused PIO high in output mode and measure the Voltage using a probe, then watch it drop when the operations are started.
In your setup, I would suggest (if not done already):
- Lower your SysClock to the maximum possible
- Disable EEPROM before starting your ADC/DAC/I2D operations.
- Your photodetector will draw quite some current, about 1 mA. If possible (since it will diminish the difference between light/dark), add a resistor in series.
Keep in mind that some operations require a minimum SysClock. See the firmware documentation in the SDK (firmware.html > SW Clock Restrictions).
KR,
Dries.