Problem with registers in MK60FX512VMD15

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Problem with registers in MK60FX512VMD15

1,270件の閲覧回数
feraro
Contributor IV

Hello.

In most of the registers appear in this way.

Can anybody help me?

pastedImage_1.png

0 件の賞賛
返信
2 返答(返信)

1,114件の閲覧回数
danielchen
NXP TechSupport
NXP TechSupport

Hi

I think you need to enable PIT clock gate control, and FTM clock gate control, then you can see the correct register values.

SIM_SCGC6 |= SIM_SCGC6_PIT_MASK;

Please refer to the reference manual for more details about SIM_SCGC6.

pastedImage_1.png

pastedImage_2.png

Or you can run the demo Freescale\Freescale_MQX_4_2\mqx\examples\hwtimer to check the PIT register value

Regards

Daniel

1,114件の閲覧回数
feraro
Contributor IV

Thank you very much for your help.

regards

0 件の賞賛
返信