MPC5777M peripheral core isync

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

MPC5777M peripheral core isync

跳至解决方案
778 次查看
jschloss
Contributor III

I'm trying to use the GetResource example on the peripheral core of the MPC5777M, but I get a compiler error that isync is not available in VLE mode - "Error: Illegal instruction for VLE mode: `isync'"

GetResource:
wrteei 0 # disable external interrupts to the Processor
raise PRI # Write to CPR, cache inhibit, guarded
mbar # flush out writes from store buffer
wrteei 1 # enable external interrupts to the Processor
isync # re-fetch Processor pipeline

Is there a way to build in bookE mode for the e200z4 on the 77M? Or is there a different instruction I should be using to force instruction sync?

Thanks,

Jacob

EDIT, did more research:

Is the correct instruction se_isync?

标记 (3)
0 项奖励
1 解答
639 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

Yes, se_isync is correct syntax.

在原帖中查看解决方案

0 项奖励
1 回复
640 次查看
davidtosenovjan
NXP TechSupport
NXP TechSupport

Yes, se_isync is correct syntax.

0 项奖励