Hi,
there's no such chapter. Both cores have an access to whole memory map, so you can use any part of RAM memory as shared memory. I can only recommend to configure this shared memory as cache inhibited - this can be done using MMU. And to ensure data coherency, you can use semaphores (SEMA4 module).
Regards,
Lukas