Our reference designs always contain Flow-through memories. However MPC55xx/56xx is capable of interfacing with SRAMs that operate in either Flow Through or Pipeline mode that is usable with the addition of wait states in the MCU’s read timing.
I could recommend you to see following third party document dealing with this topic: