How to ensure UART status register gets reset after UART timeout interruption triggered

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

How to ensure UART status register gets reset after UART timeout interruption triggered

622 次查看
chenhao08
Contributor I

Platform: MPC5748

LINFlexDx works in UART mode. Once its timeout INTR is triggered, the status bit of LINFlexDx_UARTSR[TO] won't be reset which is unexpected to me. This causes the further timeout INTR keeps firing.

0 项奖励
回复
1 回复

572 次查看
PetrS
NXP TechSupport
NXP TechSupport

Hi,

As per the RM UARTSR[TO] is cleared by software, writing 1 to this bit.

The GCR[SR] bit can be used to reset the receiver fsm to Idle state in case of UART TIMEOUT for UART reception, depending on the application, in both buffer and FIFO mode.

BR, Petr

0 项奖励
回复