Example MPC5746R DSPI_serialization S32DS.Power.2.1

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Example MPC5746R DSPI_serialization S32DS.Power.2.1

Example MPC5746R DSPI_serialization S32DS.Power.2.1

********************************************************************************
* Detailed Description:
* The example performs basic initialization, setup PLL to maximum allowed freq.,
* setup clock for peripherals, GPIO pins.
* DSPI_M1 is configured as master and for DSI function to serialize eTPU channels'
* outputs. eTPU to DSI routing is done by SIU configuration.
* User can see SPI waveform on the scope or logic analyzer.
* ------------------------------------------------------------------------------
* Test HW: MPC5746R-252DC, MPC57xx Motherboard
* MCU: SPC5746RMMT5 CTQG1740 1N83M HKBGCTB
* Fsys: PLL 200MHz
* Debugger: Lauterbach Trace32
* Target: internal_FLASH, RAM
* Terminal: 19200-8-no parity-1 stop bit-no flow control
* EVB connection: connect following pins to scope or logic analyzer
* PA7: DSPI_M1 SOUT (motherboard pin PP[7])
* PA9: DSPI_M1 SCLK (motherboard pin PP[9])
* PA13: DSPI_M1 CS0 (motherboard pin PP[13])
********************************************************************************

Attachments
%3CLINGO-SUB%20id%3D%22lingo-sub-1479086%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EExample%20MPC5746R%20DSPI_serialization%20S32DS.Power.2.1%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1479086%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%0A%3CP%3E********************************************************************************%3CBR%20%2F%3E*%20Detailed%20Description%3A%3CBR%20%2F%3E*%20The%20example%20performs%20basic%20initialization%2C%20setup%20PLL%20to%20maximum%20allowed%20freq.%2C%3CBR%20%2F%3E*%20setup%20clock%20for%20peripherals%2C%20GPIO%20pins.%3CBR%20%2F%3E*%20DSPI_M1%20is%20configured%20as%20master%20and%20for%20DSI%20function%20to%20serialize%20eTPU%20channels'%3CBR%20%2F%3E*%20outputs.%20eTPU%20to%20DSI%20routing%20is%20done%20by%20SIU%20configuration.%3CBR%20%2F%3E*%20User%20can%20see%20SPI%20waveform%20on%20the%20scope%20or%20logic%20analyzer.%3CBR%20%2F%3E*%20------------------------------------------------------------------------------%3CBR%20%2F%3E*%20Test%20HW%3A%20MPC5746R-252DC%2C%20MPC57xx%20Motherboard%3CBR%20%2F%3E*%20MCU%3A%20SPC5746RMMT5%20CTQG1740%201N83M%20HKBGCTB%3CBR%20%2F%3E*%20Fsys%3A%20PLL%20200MHz%3CBR%20%2F%3E*%20Debugger%3A%20Lauterbach%20Trace32%3CBR%20%2F%3E*%20Target%3A%20internal_FLASH%2C%20RAM%3CBR%20%2F%3E*%20Terminal%3A%2019200-8-no%20parity-1%20stop%20bit-no%20flow%20control%3CBR%20%2F%3E*%20EVB%20connection%3A%20connect%20following%20pins%20to%20scope%20or%20logic%20analyzer%3CBR%20%2F%3E*%20PA7%3A%20DSPI_M1%20SOUT%20(motherboard%20pin%20PP%5B7%5D)%3CBR%20%2F%3E*%20PA9%3A%20DSPI_M1%20SCLK%20(motherboard%20pin%20PP%5B9%5D)%3CBR%20%2F%3E*%20PA13%3A%20DSPI_M1%20CS0%20(motherboard%20pin%20PP%5B13%5D)%3CBR%20%2F%3E********************************************************************************%3C%2FP%3E%0A%3C%2FLINGO-BODY%3E
No ratings
Version history
Last update:
‎06-23-2022 05:44 AM
Updated by: