Example MPC5744P_2b_DMEM_ECC_error_injection GHS714

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Example MPC5744P_2b_DMEM_ECC_error_injection GHS714

Example MPC5744P_2b_DMEM_ECC_error_injection GHS714

********************************************************************************
* Detailed Description:
* Purpose of the example is to show how to generate Multi-bit ECC error in
* local DMEM memory.
* ECC fault is generated with using of core register DMEMCTL0. If error
* injection is enabled (DMEMCTL0[DPEIE]=1), subsequent write to DMEM creates
* 2b ECC error in DMEM array and following read of this area causes bus error
* (IVOR1 exception) or FCCU_Alarm_Interrupt.
* Both function calls MEMU handler.
* Example does not show any handling as it is application specific.
* The example displays notices in the terminal window (connector J19 on
* MPC57xx_Motherboard)(19200-8-no parity-1 stop bit-no flow control on eSCI_A).
* No other external connection is required.
* ------------------------------------------------------------------------------
* Test HW:         MPC57xx_Motherboard + MPC5744P-144DC
* MCU:             PPC5744PFMLQ8,0N15P,QQAA1515N, Rev2.1B
* Fsys:            200 MHz PLL with 40 MHz crystal reference
* Debugger:        Lauterbach Trace32
* Target:          internal_FLASH, RAM
* Terminal:        19200-8-no parity-1 stop bit-no flow control
* EVB connection:  default
********************************************************************************

Attachments
%3CLINGO-SUB%20id%3D%22lingo-sub-1116901%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EExample%20MPC5744P_2b_DMEM_ECC_error_injection%20GHS714%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-1116901%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E********************************************************************************%3CBR%20%2F%3E*%20Detailed%20Description%3A%3CBR%20%2F%3E*%20Purpose%20of%20the%20example%20is%20to%20show%20how%20to%20generate%20Multi-bit%20ECC%20error%20in%3CBR%20%2F%3E*%20local%20DMEM%20memory.%3CBR%20%2F%3E*%20ECC%20fault%20is%20generated%20with%20using%20of%20core%20register%20DMEMCTL0.%20If%20error%3CBR%20%2F%3E*%20injection%20is%20enabled%20(DMEMCTL0%5BDPEIE%5D%3D1)%2C%20subsequent%20write%20to%20DMEM%20creates%3CBR%20%2F%3E*%202b%20ECC%20error%20in%20DMEM%20array%20and%20following%20read%20of%20this%20area%20causes%20bus%20error%3CBR%20%2F%3E*%20(IVOR1%20exception)%20or%20FCCU_Alarm_Interrupt.%3CBR%20%2F%3E*%20Both%20function%20calls%20MEMU%20handler.%3CBR%20%2F%3E*%20Example%20does%20not%20show%20any%20handling%20as%20it%20is%20application%20specific.%3CBR%20%2F%3E*%20The%20example%20displays%20notices%20in%20the%20terminal%20window%20(connector%20J19%20on%3CBR%20%2F%3E*%20MPC57xx_Motherboard)(19200-8-no%20parity-1%20stop%20bit-no%20flow%20control%20on%20eSCI_A).%3CBR%20%2F%3E*%20No%20other%20external%20connection%20is%20required.%3CBR%20%2F%3E*%20------------------------------------------------------------------------------%3CBR%20%2F%3E*%20Test%20HW%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20MPC57xx_Motherboard%20%2B%20MPC5744P-144DC%3CBR%20%2F%3E*%20MCU%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20PPC5744PFMLQ8%2C0N15P%2CQQAA1515N%2C%20Rev2.1B%3CBR%20%2F%3E*%20Fsys%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20200%20MHz%20PLL%20with%2040%20MHz%20crystal%20reference%3CBR%20%2F%3E*%20Debugger%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20Lauterbach%20Trace32%3CBR%20%2F%3E*%20Target%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20internal_FLASH%2C%20RAM%3CBR%20%2F%3E*%20Terminal%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%2019200-8-no%20parity-1%20stop%20bit-no%20flow%20control%3CBR%20%2F%3E*%20EVB%20connection%3A%26nbsp%3B%20default%3CBR%20%2F%3E********************************************************************************%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-TEASER%20id%3D%22lingo-teaser-1116901%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E********************************************************************************%3CBR%20%2F%3E*%20Detailed%20Description%3A%3CBR%20%2F%3E*%20Purpose%20of%20the%20example%20is%20to%20show%20how%20to%20generate%20Multi-bit%20ECC%20error%20in%3CBR%20%2F%3E*%20local%20DMEM%20memory.%3CBR%20%2F%3E*%20ECC%20fault%20is%20generated%20with%20using%20of%20core%20register%20DMEMCTL0.%20If%20error%3CBR%20%2F%3E*%20injection%20is%20enabled%20(DMEMCTL0%5BDPEIE%5D%3D1)%2C%20subsequent%20write%20to%20DMEM%20creates%3CBR%20%2F%3E*%202b%20ECC%20error%20in%20DMEM%20array%20and%20following%20read%20of%20this%20area%20causes%20bus%20error%3CBR%20%2F%3E*%20(IVOR1%20exception)%20or%20FCCU_Alarm_Interrupt.%3CBR%20%2F%3E*%20Both%20function%20calls%20MEMU%20handler.%3CBR%20%2F%3E*%20Example%20does%20not%20show%20any%20handling%20as%20it%20is%20application%20specific.%3CBR%20%2F%3E*%20The%20example%20displays%20notices%20in%20the%20terminal%20window%20(connector%20J19%20on%3CBR%20%2F%3E*%20MPC57xx_Motherboard)(19200-8-no%20parity-1%20stop%20bit-no%20flow%20control%20on%20eSCI_A).%3CBR%20%2F%3E*%20No%20other%20external%20connection%20is%20required.%3CBR%20%2F%3E*%20------------------------------------------------------------------------------%3CBR%20%2F%3E*%20Test%20HW%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20MPC57xx_Motherboard%20%2B%20MPC5744P-144DC%3CBR%20%2F%3E*%20MCU%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20PPC5744PFMLQ8%2C0N15P%2CQQAA1515N%2C%20Rev2.1B%3CBR%20%2F%3E*%20Fsys%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20200%20MHz%20PLL%20with%2040%20MHz%20crystal%20reference%3CBR%20%2F%3E*%20Debugger%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20Lauterbach%20Trace32%3CBR%20%2F%3E*%20Target%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%20internal_FLASH%2C%20RAM%3CBR%20%2F%3E*%20Terminal%3A%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%26nbsp%3B%2019200-8-no%20parity-1%20stop%20bit-no%20flow%20control%3CBR%20%2F%3E*%20EVB%20connection%3A%26nbsp%3B%20default%3CBR%20%2F%3E********************************************************************************%3C%2FP%3E%3C%2FLINGO-TEASER%3E
No ratings
Version history
Last update:
‎10-22-2018 06:47 AM
Updated by: