Not able to configure P4_6 pin as input interrupt on mcxn947

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Not able to configure P4_6 pin as input interrupt on mcxn947

ソリューションへジャンプ
575件の閲覧回数
sstcor
Contributor II

#define CINT_GPIO GPIO4
#define CINT_PORT PORT4
#define CINT_PIN 6U
#define CINT_IRQ GPIO40_IRQn
#define CINT_IRQ_HANDLER GPIO40_IRQHandler

CLOCK_EnableClock(kCLOCK_Gpio4);
CLOCK_EnableClock(kCLOCK_Port4);
GPIO_SetPinInterruptConfig(CINT_GPIO, CINT_PIN, kGPIO_InterruptFallingEdge);
NVIC_EnableIRQ(CINT_IRQ);
gpio_pin_config_t sw1_config =
{
kGPIO_DigitalInput,
0,
};
/* Sets the input pin configuration */
GPIO_PinInit(CINT_GPIO, CINT_PIN, &sw1_config);
PRINTF("Init CINT\r\n");

void CINT_IRQ_HANDLER(void)
{
GPIO_GpioClearInterruptFlags(CINT_GPIO, 1U << CINT_PIN);
g_touch = true;
SDK_ISR_EXIT_BARRIER;
}

 

Does GPIO00_IRQn maps to port 0 pins 0-15 and GPIO01_IRQn to 16-31?

ラベル(2)
0 件の賞賛
返信
1 解決策
555件の閲覧回数
EdwinHz
NXP TechSupport
NXP TechSupport

Hi @sstcor,

That is correct. Each GPIO has two interrupt vectors; one for each half of the 32 pins per port.

 

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
556件の閲覧回数
EdwinHz
NXP TechSupport
NXP TechSupport

Hi @sstcor,

That is correct. Each GPIO has two interrupt vectors; one for each half of the 32 pins per port.

 

0 件の賞賛
返信
551件の閲覧回数
sstcor
Contributor II
Hi @EdwinHz,
Thanks for confirming.
I'm having an issue setting up the P4_6 pin as an input interrupt. The same code works fine when I configure it for Port 0 pins, but it doesn't seem to work for P4_6.
Can all pins on the MCXN947 be configured as GPIO input interrupts?
Any assistance would be appreciated.
0 件の賞賛
返信
%3CLINGO-SUB%20id%3D%22lingo-sub-2134392%22%20slang%3D%22zh-CN%22%20mode%3D%22CREATE%22%3Emcxn947%20%E3%81%A7%20P4_6%20%E3%83%94%E3%83%B3%E3%82%92%E5%85%A5%E5%8A%9B%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%81%A8%E3%81%97%E3%81%A6%E8%A8%AD%E5%AE%9A%E3%81%A7%E3%81%8D%E3%81%AA%E3%81%84%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2134392%22%20slang%3D%22zh-CN%22%20mode%3D%22CREATE%22%3E%3CP%3E%23CINT_GPIO%20GPIO4%20%E3%82%92%E5%AE%9A%E7%BE%A9%E3%81%97%E3%81%BE%E3%81%99%3CBR%20%2F%3E%23CINT_PORT%20PORT4%20%E3%82%92%E5%AE%9A%E7%BE%A9%E3%81%97%E3%81%BE%E3%81%99%3CBR%20%2F%3E%23CINT_PIN%206U%20%E3%82%92%E5%AE%9A%E7%BE%A9%E3%81%99%E3%82%8B%3CBR%20%2F%3E%23CINT_IRQ%20GPIO40_IRQn%20%E3%82%92%E5%AE%9A%E7%BE%A9%E3%81%97%E3%81%BE%E3%81%99%3CBR%20%2F%3E%23CINT_IRQ_HANDLER%20GPIO40_IRQHandler%20%E3%82%92%E5%AE%9A%E7%BE%A9%E3%81%97%E3%81%BE%E3%81%99%3C%2FP%3E%3CP%3ECLOCK_EnableClock(kCLOCK_Gpio4)%3B%3CBR%20%2F%3E%20CLOCK_EnableClock(kCLOCK_Port4)%3B%3CBR%20%2F%3E%20GPIO_SetPinInterruptConfig(CINT_GPIO%E3%80%81CINT_PIN%E3%80%81kGPIO_InterruptFallingEdge)%3B%3CBR%20%2F%3E%20NVIC_EnableIRQ(CINT_IRQ)%3B%3CBR%20%2F%3E%20gpio_pin_config_t%20sw1_config%20%3D%3CBR%20%2F%3E%20%7B%3CBR%20%2F%3E%20kGPIO_%E3%83%87%E3%82%B8%E3%82%BF%E3%83%AB%E5%85%A5%E5%8A%9B%E3%80%81%3CBR%20%2F%3E%200%2C%3CBR%20%2F%3E%20%7D%3B%3CBR%20%2F%3E%20%2F*%20%E5%85%A5%E5%8A%9B%E3%83%94%E3%83%B3%E3%81%AE%E8%A8%AD%E5%AE%9A%E3%82%92%E8%A8%AD%E5%AE%9A%E3%81%97%E3%81%BE%E3%81%99%20*%2F%3CBR%20%2F%3E%20GPIO_PinInit(CINT_GPIO%E3%80%81CINT_PIN%E3%80%81%26amp%3Bsw1_config)%3B%3CBR%20%2F%3E%20PRINTF(%22CINT%E3%82%92%E5%88%9D%E6%9C%9F%E5%8C%96%5Cr%5Cn%22)%3B%3C%2FP%3E%3CP%3Evoid%20CINT_IRQ_HANDLER(void)%3CBR%20%2F%3E%20%7B%3CBR%20%2F%3E%20GPIO_GpioClearInterruptFlags(CINT_GPIO%E3%80%811U%20%26lt%3B%26lt%3B%20CINT_PIN)%3B%3CBR%20%2F%3E%20g_touch%20%3D%20true%3B%3CBR%20%2F%3E%20SDK_ISR_EXIT_BARRIER%3B%3CBR%20%2F%3E%20%7D%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EGPIO00_IRQn%20%E3%81%AF%E3%83%9D%E3%83%BC%E3%83%88%200%20%E3%81%AE%E3%83%94%E3%83%B3%200%20%EF%BD%9E%2015%20%E3%81%AB%E3%83%9E%E3%83%83%E3%83%94%E3%83%B3%E3%82%B0%E3%81%95%E3%82%8C%E3%80%81GPIO01_IRQn%20%E3%81%AF%2016%20%EF%BD%9E%2031%20%E3%81%AB%E3%83%9E%E3%83%83%E3%83%94%E3%83%B3%E3%82%B0%E3%81%95%E3%82%8C%E3%81%BE%E3%81%99%E3%81%8B%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-2134392%22%20slang%3D%22zh-CN%22%20mode%3D%22CREATE%22%3E%3CLINGO-LABEL%3EFRDM%E3%83%88%E3%83%AC%E3%83%BC%E3%83%8B%E3%83%B3%E3%82%B0%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3E%E3%83%9E%E3%82%AF%E3%83%8D%E3%83%B3%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2135198%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Not%20able%20to%20configure%20P4_6%20pin%20as%20input%20interrupt%20on%20mcxn947%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2135198%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%E3%81%93%E3%82%93%E3%81%AB%E3%81%A1%E3%81%AF%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F248726%22%20target%3D%22_blank%22%3E%40sstcor%3C%2FA%3E%20%E3%80%81%3C%2FP%3E%0A%3CP%3E%E3%81%9D%E3%81%86%E3%81%A7%E3%81%99%E3%81%AD%E3%80%82%E5%90%84%20GPIO%20%E3%81%AB%E3%81%AF%202%20%E3%81%A4%E3%81%AE%E5%89%B2%E3%82%8A%E8%BE%BC%E3%81%BF%E3%83%99%E3%82%AF%E3%82%BF%E3%83%BC%E3%81%8C%E3%81%82%E3%82%8A%E3%80%81%E3%83%9D%E3%83%BC%E3%83%88%E3%81%82%E3%81%9F%E3%82%8A%2032%20%E6%9C%AC%E3%81%AE%E3%83%94%E3%83%B3%E3%81%AE%E5%8D%8A%E5%88%86%E3%81%94%E3%81%A8%E3%81%AB%201%20%E3%81%A4%E3%81%9A%E3%81%A4%E3%81%82%E3%82%8A%E3%81%BE%E3%81%99%E3%80%82%3C%2FP%3E%0A%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E