How can I get I3C 12.5M clock?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

How can I get I3C 12.5M clock?

1,110件の閲覧回数
yvan_yan
Contributor III

Hi

Chip is MCXN947, from the spec, it says I3C two-wire multidrop bus that is capable of 12.5 MHz clock speeds with up to 11 devices.

In fact, I cannot get 12.5M clock, How can I config if we want run up to 12.5MHz baudrate?

 

Thanks.

タグ(1)
0 件の賞賛
返信
7 返答(返信)

1,071件の閲覧回数
yvan_yan
Contributor III

Hi @Harry_Zhang 

Thanks for your reply.

Have you check the clock, EXAMPLE_I3C_PP_BAUDRATE is 1.25MHz by default. If I set to 12.5MHz, the clock isn't correct.

BR

Yvan

0 件の賞賛
返信

1,083件の閲覧回数
Harry_Zhang
NXP Employee
NXP Employee

Hi @yvan_yan 

You can refer to the frdmmcxn947_i3c_polling_b2b_transfer_master examples in the SDK.

Harry_Zhang_1-1748594158038.png

 

Harry_Zhang_0-1748594142572.png

BR

Harry

0 件の賞賛
返信

996件の閲覧回数
yvan_yan
Contributor III

Hi @Harry_Zhang 

Could you help me check this problem?

We can get I3C 10MHz clock,  but we cannot get higher

タグ(1)
0 件の賞賛
返信

978件の閲覧回数
Harry_Zhang
NXP Employee
NXP Employee

Hi @yvan_yan 

I will check it and reply to you.

BR

Harry

0 件の賞賛
返信

941件の閲覧回数
yvan_yan
Contributor III

Hi @Harry_Zhang 

Thanks a lot. Looking forward to your reply.

0 件の賞賛
返信

777件の閲覧回数
yvan_yan
Contributor III

Hi @Harry_Zhang 

We can run I3C sdr mode in 12.5MHz.

But i3c hdr-ddr mode cannot run above 3MHz, Is i3c ddr mode capable of operating in 12.5MHz? 

BR

Yvan

0 件の賞賛
返信

759件の閲覧回数
Harry_Zhang
NXP Employee
NXP Employee

Hi @yvan_yan 

Yes,

According to the MCXNx4x data sheet.

Harry_Zhang_0-1749637419326.png

Both SDR and DDR can run at 12.5M.

BR

Harry

0 件の賞賛
返信