CCM_CLKO1 Giving Clock Signal at Reset

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

CCM_CLKO1 Giving Clock Signal at Reset

Jump to solution
5,268 Views
hamzaatifi
Contributor III

Hi,

We are using CCM_CLKO1 as a GPIO in our application, but we’re seeing a clock signal output at reset, which is not ideal for our setup. This behavior is shown in the attached oscilloscope screenshots.

Details:

  • Environment: The measurement was taken in SD card boot mode with and without the SD card inserted.
  • Observation: CCM_CLKO1 (and CCM_CLKO2) gives a clock output at reset, even though we intend to use CCM_CLKO1 as a GPIO.
  • Potential Cause: This seems to occur earlier in the boot process and cannot be caused by our software (U-Boot/Kernel). We suspect it might be related to the boot flow, possibly the ROM loader.
  • Concern: This clock signal is problematic for our application, and we would like to know if this behavior is normal or if there’s a way to disable the clock output at reset so we can use CCM_CLKO1 as a GPIO without interference.

Any insights or recommendations on how to resolve this would be greatly appreciated!

Thank you!

Labels (1)
Tags (1)
0 Kudos
Reply
1 Solution
5,236 Views
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

This is an expected behavior since reset state will change IOMUX register to configure the pin as CCM_CLKOX function and is changed until device tree is loaded.

As you mention, U-boot/kernel does not causes this.

If you change the IOMUX option before e.g. in SLP, you could reduce the time with the clock output at reset.

Best regards.

View solution in original post

0 Kudos
Reply
1 Reply
5,237 Views
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

This is an expected behavior since reset state will change IOMUX register to configure the pin as CCM_CLKOX function and is changed until device tree is loaded.

As you mention, U-boot/kernel does not causes this.

If you change the IOMUX option before e.g. in SLP, you could reduce the time with the clock output at reset.

Best regards.

0 Kudos
Reply