Layerscape DDR4 PCB design

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Layerscape DDR4 PCB design

744 次查看
miha_at_work
Contributor III

Hello.

What does mean note in AN5097: "The clock signal trace from the memory controller to any given DDR4 chip should be longer than it's corresponding strobe trace lenghth"? Do I correct understood it's mean the CK signal must arrive from processor pins to corresponding DDR4 chip pins slightly later than corresponding DQS signal and CK trace lengths from processor to each memory chip must be longer than each corresponding DQS?

标签 (1)
1 回复

606 次查看
ufedor
NXP Employee
NXP Employee

Your understanding is correct.