LS1046A - PCIe compliance mode - set speed to 5Gbit/s

cancel
Showing results for 
Search instead for 
Did you mean: 

LS1046A - PCIe compliance mode - set speed to 5Gbit/s

Jump to solution
1,027 Views
ferdinandgrossm
Contributor III

Hello,

we're trying to do some PCIe compliance measurements for our customer on our custom CPU board.

The PCIe TX signals are connected to a differential probe with 50Ohm termination on our scope. When we power up the system we see what looks like the compliance pattern at 2.5Gbit/s.

I tried setting the PCI Express Link Control 2 Register (Link_Control_2_Register) at 0x036000A0 to 0x0012 in order to change the PCIe speed, but no change is visible on the scope.

Playing around with the other bits in the control register had no visible impact either.

I'm pretty sure I got the right PCIe controller; issuing a soft-reset using the PEX PFa Debug register (PEX_PF0_DBG) at 0x03680000 + 0x407FC turned off the pattern we saw. (And it turns out it is not possible to set the write enable and soft reset bits at the same time).

Also, when connecting a PCIe device we get the PCIe 2.0  5Gbit/s, so I'm sure our configuration supports the higher speed.

What am I missing? Is there another command I have to issue? Are there other registers I need to configure?

I'd appreciate any hints you could give me.

Thanks!

Regards

Ferdinand

Labels (1)
0 Kudos
1 Solution
353 Views
andrei_skok
NXP TechSupport
NXP TechSupport

When LS1046A is in RC mode and connected to the PCIE test fixture :
1. do a Read-Modified-Write configure write to PEX controller's Configure Space Link Control 2 Register. Please do not touch other bits except the following:
    a. Set the Target link speed bit field (T_LS) to the desired speed (0x2).
    b. Set the Enter Compliance (EC) bit
2) Our transmitter should be able to send out the desired compliance test pattern.


Have a great day,
Andrei

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
3 Replies
354 Views
andrei_skok
NXP TechSupport
NXP TechSupport

When LS1046A is in RC mode and connected to the PCIE test fixture :
1. do a Read-Modified-Write configure write to PEX controller's Configure Space Link Control 2 Register. Please do not touch other bits except the following:
    a. Set the Target link speed bit field (T_LS) to the desired speed (0x2).
    b. Set the Enter Compliance (EC) bit
2) Our transmitter should be able to send out the desired compliance test pattern.


Have a great day,
Andrei

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
353 Views
ferdinandgrossm
Contributor III

Hello Andrei,

thanks, we got it working at 5Gbits/s.

Regards

Ferdinand

0 Kudos
353 Views
masonyen
Contributor I

Hi Ferdinand,


I met the same problem as yours. LS1046a PCIE only outputs at Gen1 2.5Gbits. How do you make LS1046a PCIE RC compliance mode runs at Gen2 and Gen3?


Cheers,

Mason

0 Kudos