Hello all,
In LS1046ARDB-PB, Though there is one dedicated 6-pin JTAG for CPLD, why 10 pin JTAG in CPU MISC section is shared between processor and CPLD again. Please Clarify.
Thanks in Advance!
The board design assumed that CodeWarrior TAP also could be used to program CPLD.
never-displayed
